Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

AD7982 Datasheet(PDF) 25 Page - Analog Devices

Part No. AD7982
Description  18-Bit, 1 MSPS PulSAR 7 mW ADC in MSOP/LFCSP
Download  26 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7982 Datasheet(HTML) 25 Page - Analog Devices

Back Button AD7982_17 Datasheet HTML 18Page - Analog Devices AD7982_17 Datasheet HTML 19Page - Analog Devices AD7982_17 Datasheet HTML 20Page - Analog Devices AD7982_17 Datasheet HTML 21Page - Analog Devices AD7982_17 Datasheet HTML 22Page - Analog Devices AD7982_17 Datasheet HTML 23Page - Analog Devices AD7982_17 Datasheet HTML 24Page - Analog Devices AD7982_17 Datasheet HTML 25Page - Analog Devices AD7982_17 Datasheet HTML 26Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 25 / 26 page
background image
Data Sheet
Rev. D | Page 24 of 25
The printed circuit board (PCB) that houses the AD7982 must
be designed so the analog and digital sections are separated and
confined to certain areas of the PCB. The pin configuration of
the AD7982, with its analog signals on the left side and its digital
signals on the right side, eases the task of separating the analog
and digital circuitry on a PCB.
Avoid running digital lines under the device; these couple noise
onto the die, unless a ground plane under the AD7982 is used
as a shield. Fast switching signals, such as CNV or clocks, must
not run near analog signal paths. Crossover of digital and
analog signals must be avoided.
It is recommended to use at least one ground plane. It can be
common or split between the digital and analog sections. In the
latter case, the planes must be joined underneath the AD7982
The AD7982 voltage reference input REF has a dynamic input
impedance and must be decoupled with minimal parasitic
inductances. Decoupling is done by placing the reference
decoupling ceramic capacitor close to, ideally right up against,
the REF and GND pins and connecting themwith wide, low
impedance traces.
Finally, decouple the power supplies of the AD7982, VDD and
VIO, with ceramic capacitors, typically 100 nF, placed close to
the AD7982 and connected using short, wide traces to provide
low impedance paths and to reduce the effect of glitches on the
power supply lines.
An example of layout following these rules is shown in Figure 41
and Figure 42.
Other recommended layouts for the AD7982 are outlined in the
UG-340 user guide for the EVAL-AD7982SDZ. The evaluation
board package includes a fully assembled and tested evaluation
board, the user guide, and software for controlling the
evaluation board from a PC via the EVAL-SDP-CB1Z.
Figure 41. Example Layout of the AD7982 (Top Layer)
Figure 42. Example Layout of the AD7982 (Bottom Layer)

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn