Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

AD7982 Datasheet(PDF) 18 Page - Analog Devices

Part No. AD7982
Description  18-Bit, 1 MSPS PulSAR 7 mW ADC in MSOP/LFCSP
Download  26 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7982 Datasheet(HTML) 18 Page - Analog Devices

Back Button AD7982_17 Datasheet HTML 14Page - Analog Devices AD7982_17 Datasheet HTML 15Page - Analog Devices AD7982_17 Datasheet HTML 16Page - Analog Devices AD7982_17 Datasheet HTML 17Page - Analog Devices AD7982_17 Datasheet HTML 18Page - Analog Devices AD7982_17 Datasheet HTML 19Page - Analog Devices AD7982_17 Datasheet HTML 20Page - Analog Devices AD7982_17 Datasheet HTML 21Page - Analog Devices AD7982_17 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 26 page
background image
Data Sheet
Rev. D | Page 17 of 25
Although the AD7982 has a reduced number of pins, it offers
flexibility in its serial interface modes.
When in CS mode, the AD7982 is compatible with SPI, QSPI,
digital hosts, and digital signal processors (DSPs). In CS mode,
the AD7982 can use either a 3-wire or 4-wire interface. A 3-
wire interface using the CNV, SCK, and SDO signals minimizes
wiring connections useful, for instance, in isolated applications.
A 4-wire interface using the SDI, CNV, SCK, and SDO signals
allows CNV, which initiates the conversions, to be independent of
the readback timing (SDI). The 4-wire interface is useful in low
jitter sampling or simultaneous sampling applications.
When in chain mode, the AD7982 provides a daisy-chain feature
using the SDI input for cascading multiple ADCs on a single
data line similar to a shift register.
The mode in which the device operates depends on the SDI
level when the CNV rising edge occurs. The CS mode is
selected if SDI is high, and the chain mode is selected if SDI is
low. The SDI hold time is such that when SDI and CNV are
connected together, the chain mode is always selected.
In either mode, the AD7982 offers the option of forcing a start
bit in front of the data bits. The start bit can be used as a busy
signal indicator to interrupt the digital host and trigger the data
reading. Otherwise, without a busy indicator, the user must timeout
the maximum conversion time prior to readback.
The busy indicator feature is enabled
In the CS mode if CNV or SDI is low when the ADC
conversion ends (see Figure 32 and Figure 36).
In the chain mode if SCK is high during the CNV rising
edge (see Figure 40).

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn