CY2302
Document #: 38-07154 Rev. **
Page 2 of 7
Overview
The CY2302 is a two-output zero delay buffer and frequency
multiplier. It provides an external feedback path allowing max-
imum flexibility when implementing the Zero Delay feature.
This is explained further in the sections of this data sheet titled
“How to Implement Zero Delay,” and “Inserting Other Devices
in Feedback Path.”
The CY2302 is a pin-compatible upgrade of the Cypress
W42C70-01. The CY2302 addresses some application de-
pendent problems experienced by users of the older device.
Pin Definitions
Pin Name
Pin No.
Pin
Type
Pin Description
IN
2
I
Reference Input: The output signals will be synchronized to this signal.
FBIN
1
I
Feedback Input: This input must be fed by one of the outputs (OUT1 or OUT2) to ensure
proper functionality. If the trace between FBIN and the output pin being used for feedback
is equal in length to the traces between the outputs and the signal destinations, then the
signals received at the destinations will be synchronized to the REF signal input (IN).
OUT1
6
O
Output 1: The frequency of the signal provided by this pin is determined by the feedback
signal connected to FBIN, and the FS0:1 inputs (see Table 1).
OUT2
8
O
Output 2: The frequency of the signal provided by this pin is one-half of the frequency of
OUT1. See Table 1.
VDD
7
P
Power Connections: Connect to 3.3V or 5V. This pin should be bypassed with a 0.1-
µF
decoupling capacitor. Use ferrite beads to help reduce noise for optimal jitter performance.
GND
3
P
Ground Connection: Connect all grounds to the common system ground plane.
FS0:1
4, 5
I
Function Select Inputs: Tie to VDD (HIGH, 1) or GND (LOW, 0) as desired per Table 1.
C8
G
Ferrite
Bead
Power Supply Connection
V+
G
CA
G
FS1
FS0
GND
IN
FBIN
10 µF
0.01 µF
1
2
3
4
8
7
6
5
22
Ω
22
Ω
G
C9 = 0.1 µF
OUTPUT 1
OUTPUT 2
OUT 2
VDD
OUT 1
Figure 1. Schematic/Suggested Layout
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
