 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
74V2GU04 Datasheet(PDF) 1 Page - STMicroelectronics |
|
||||||||||||||||||||||||||||||
74V2GU04 Datasheet(HTML) 1 Page - STMicroelectronics |
|
|
1 / 7 page 
1/7 June 2003 s HIGH SPEED: tPD = 3.5ns (TYP.) at VCC =5V s LOW POWER DISSIPATION: ICC =1µA(MAX.) at TA =25°C s HIGH NOISE IMMUNITY: VNIH =VNIL = 10% VCC (MIN.) s POWER DOWN PROTECTION ON INPUT s SYMMETRICAL OUTPUT IMPEDANCE: |IOH|= IOL =8mA (MIN) at VCC =4.5V s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL s OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 5.5V s IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74V2GU04 is an advanced high-speed CMOS TRIPLE INVERTER (SINGLE STAGE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. The internal circuit is composed of a single stages inverter, then an unbuffered output. It can be used in analog application such a crystal oscillator. Power down protection is provided on input and 0 to 7V can be accepted on input with no regard to the supply voltage. This device can be used to interface5V to3V. 74V2GU04 TRIPLE INVERTER (SINGLE STAGE) PIN CONNECTION AND IEC LOGIC SYMBOLS ORDER CODES PACKAGE T & R SOT23-8L 74V2GU04STR SOT323-8L SOT23-8L SOT23-8L |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
