Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7195BCPZ-RL Datasheet(PDF) 10 Page - Analog Devices

Part # AD7195BCPZ-RL
Description  Sigma-Delta ADC with PGA and AC Excitation
Download  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7195BCPZ-RL Datasheet(HTML) 10 Page - Analog Devices

Back Button AD7195BCPZ-RL Datasheet HTML 6Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 7Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 8Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 9Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 10Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 11Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 12Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 13Page - Analog Devices AD7195BCPZ-RL Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 45 page
background image
Data Sheet
AD7195
Rev. A | Page 9 of 44
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ACX1
NC
AGND
AVDD
AINCOM
ACX1
ACX2
ACX2
AVDD
DGND
REFIN(–)
NC
BPDSW
DVDD
REFIN(+)
NOTES
1. NC = NO CONNECT.
2. CONNECT EXPOSED PAD TO AGND.
AGND
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
AD7195
TOP VIEW
(Not to Scale)
Figure 5.Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
ACX2
Digital Output. Provides a signal that can be used to control the reversing of the bridge excitation in ac
excited bridge applications. In ac mode, ACX2 toggles in anti-phase with ACX1. If the ACX bit equals zero (ac
excitation turned off), the ACX2 output remains low. When toggling, it is guaranteed to be nonoverlapping
with ACX1. The nonoverlap interval between ACX1 and ACX2 is 1/(master clock) which is equal to 200 ns
when a 4.92 MHz clock is used.
2
ACX2
Digital Output. Provides a signal that can be used to control the reversing of the bridge excitation in ac
excited bridge applications. This output is the inverse of ACX2. If the ACX bit equals zero (ac excitation turned
off), the ACX2 output remains high.
3
ACX1
Digital Output. Provides a signal that can be used to control the reversing of the bridge excitation in ac
excited bridge applications. When ACX1 is high, the bridge excitation is taken as normal and when ACX1 is
low, the bridge excitation is reversed (chopped). If the Bit ACX equals zero (ac excitation turned off), the ACX1
output remains high.
4
ACX1
Digital Output. Provides a signal that can be used to control the reversing of the bridge excitation in ac
excited bridge applications. This output is the inverse of ACX1. When ACX1 is low, the bridge excitation is
taken as normal and when ACX1 is high, the bridge excitation is reversed (chopped). If the ACX bit equals
zero (ac excitation turned off), the ACX1 output remains low.
5
AVDD
Analog Supply Voltage, 4.75 V to 5.25 V. AVDD is independent of DVDD.
6
AGND
Analog Ground Reference Point.
7
NC
No Connect. This pin should be tied to AGND.
8
AINCOM
Analog inputs AIN1 to AIN4 are referenced to this input when configured for pseudo differential operation.
9
AIN1
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN2 or as a pseudo differential input when used with AINCOM.
10
AIN2
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN1 or as a pseudo differential input when used with AINCOM.
11
NC
No Connect. This pin should be tied to AGND.
12
NC
No Connect. This pin should be tied to AGND.
13
NC
No Connect. This pin should be tied to AGND.
14
NC
No Connect. This pin should be tied to AGND.
15
AIN3
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN4 or as a pseudo differential input when used with AINCOM.
16
AIN4
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN3 or as a pseudo differential input when used with AINCOM.
17
REFIN(+)
Positive Reference Input. An external reference can be applied between REFIN(+) and REFIN(−). REFIN(+) can
lie anywhere between AVDD and AGND + 1 V. The nominal reference voltage, (REFIN(+) − REFIN(−)), is AVDD,
but the part functions with a reference from 1 V to AVDD.
18
REFIN(−)
Negative Reference Input. This reference input can lie anywhere between AGND and AVDD − 1 V.
19
NC
No Connect. This pin should be tied to AGND.


Similar Part No. - AD7195BCPZ-RL

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7195BCPZ-RL AD-AD7195BCPZ-RL Datasheet
662Kb / 44P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
REV. 0
AD7195BCPZ-RL AD-AD7195BCPZ-RL Datasheet
546Kb / 45P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
AD7195BCPZ-RL7 AD-AD7195BCPZ-RL7 Datasheet
662Kb / 44P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
REV. 0
AD7195BCPZ-RL7 AD-AD7195BCPZ-RL7 Datasheet
546Kb / 45P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
More results

Similar Description - AD7195BCPZ-RL

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7192 AD-AD7192_17 Datasheet
559Kb / 41P
   Sigma-Delta ADC with PGA
AD7195 AD-AD7195_15 Datasheet
546Kb / 45P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
AD7195 AD-AD7195 Datasheet
662Kb / 44P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
REV. 0
AD7193 AD-AD7193_17 Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
AD7194 AD-AD7194_17 Datasheet
1Mb / 55P
   24-Bit Sigma-Delta ADC with PGA
AD7190 AD-AD7190_08 Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7192 AD-AD7192 Datasheet
711Kb / 40P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
logo
Maxim Integrated Produc...
MAX11410A MAXIM-MAX11410A Datasheet
1Mb / 95P
   24-Bit, Multichannel, Low-Power 1.9ksps Delta-Sigma ADC with PGA
Rev 0; 10/20
MAX11270 MAXIM-MAX11270_V01 Datasheet
1Mb / 47P
   24-Bit, 10mW, 130dB SNR, 64ksps Delta-Sigma ADC with Integrated PGA
2015
logo
Analog Devices
AD7190 AD-AD7190 Datasheet
178Kb / 21P
   4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
Rev.PrD 7/08
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com