CED1Z datasheet(8/33 Pages) AD

Part #	CED1Z

Description	8-Channel DAS with 18-Bit, Bipolar, Simultaneous Sampling ADC

Download	33 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

8 / 33 page

Data Sheet

AD7608

Rev. A | Page 7 of 32

Limit at TMIN, TMAX

Parameter

Min

Typ

Max

Unit

Description

t13

Delay from

A

CSE

A

until DB[15:0] three-state disabled

16

ns

VDRIVE above 4.75 V

20

ns

VDRIVE above 3.3 V

25

ns

VDRIVE above 2.7 V

30

ns

VDRIVE above 2.3 V

t143

Data access time after

A

RDE

A

falling edge

16

ns

VDRIVE above 4.75 V

21

ns

VDRIVE above 3.3 V

25

ns

VDRIVE above 2.7 V

32

ns

VDRIVE above 2.3 V

t15

6

ns

Data hold time after

A

RDE

A

falling edge

t16

6

ns

A

CSE

A

to DB[15:0] hold time

t17

22

ns

Delay from

A

CSE

A

rising edge to DB[15:0] three-state enabled

SERIAL READ OPERATION

fSCLK

Frequency of serial read clock

23.5

MHz

VDRIVE above 4.75 V

17

MHz

VDRIVE above 3.3 V

14.5

MHz

VDRIVE above 2.7 V

11.5

MHz

VDRIVE above 2.3 V

t18

Delay from

A

CSE

A

until DOUTA/DOUTB three-state disabled/delay from

A

CSE

A

until

MSB valid

15

ns

VDRIVE above 4.75 V

20

ns

VDRIVE above 3.3 V

30

ns

VDRIVE = 2.3 V to 2.7 V

t19

11F

3

Data access time after SCLK rising edge

17

ns

VDRIVE above 4.75 V

23

ns

VDRIVE above 3.3 V

27

ns

VDRIVE above 2.7 V

34

ns

VDRIVE above 2.3 V

t20

0.4 tSCLK

ns

SCLK low pulse width

t21

0.4 tSCLK

ns

SCLK high pulse width

t22

7

SCLK rising edge to DOUTA/DOUTB valid hold time

t23

22

ns

A

CSE

A

rising edge to DOUTA/DOUTB three-state enabled

FRSTDATA OPERATION

t24

Delay from

A

CSE

A

falling edge until FRSTDATA three-state disabled

15

ns

VDRIVE above 4.75 V

20

ns

VDRIVE above 3.3 V

25

ns

VDRIVE above 2.7 V

30

ns

VDRIVE above 2.3 V

t25

ns

Delay from

A

CSE

A

falling edge until FRSTDATA high, serial mode

15

ns

VDRIVE above 4.75 V

20

ns

VDRIVE above 3.3 V

25

ns

VDRIVE above 2.7 V

30

ns

VDRIVE above 2.3 V

t26

Delay from

A

RDE

A

falling edge to FRSTDATA high

16

ns

VDRIVE above 4.75 V

20

ns

VDRIVE above 3.3 V

25

ns

VDRIVE above 2.7 V

30

ns

VDRIVE above 2.3 V

Similar Part No. - CED1Z

Manufacturer	Part #	Datasheet	Description
Analog Devices	CED1Z	799Kb / 36P	8-/6-/4-Channel DAS with 16-Bit,Bipolar Input,Simultaneous Sampling ADC REV. 0
	CED1Z	799Kb / 36P	8-Channel Differential DAS with 18-Bit REV. A
	CED1Z	681Kb / 32P	8-Channel DAS with 14-Bit, Bipolar Input, Simultaneous Sampling ADC REV. B
	CED1Z	878Kb / 37P	8-Channel Differential DAS

More results

Similar Description - CED1Z

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD7608	689Kb / 32P	8-Channel DAS with 18-Bit, Bipolar, Simultaneous Sampling ADC REV. A
	AD7608BSTZ	689Kb / 32P	8-Channel DAS with 18-Bit, Bipolar, Simultaneous Sampling ADC REV. A
	AD7609	799Kb / 36P	8-Channel Differential DAS with 18-Bit, Bipolar, Simultaneous Sampling ADC REV. A
	AD7606B	1Mb / 69P	8-Channel DAS Bipolar Input, Simultaneous Sampling ADC
	AD7607	779Kb / 33P	8-Channel DAS with 14-Bit, Bipolar Input, Simultaneous Sampling ADC
	AD7606C-18	1Mb / 75P	8-Channel DAS with 18-Bit, 1 MSPS Bipolar Input, Simultaneous Sampling ADC
	AD7607	869Kb / 33P	8-Channel DAS with 14-Bit, Bipolar Input Simultaneous Sampling ADC
	AD7607	681Kb / 32P	8-Channel DAS with 14-Bit, Bipolar Input, Simultaneous Sampling ADC REV. B
	AD7606	955Kb / 36P	8-/6-/4-Channel DAS with 16-Bit, Bipolar Input, Simultaneous Sampling ADC
	AD7606	799Kb / 36P	8-/6-/4-Channel DAS with 16-Bit,Bipolar Input,Simultaneous Sampling ADC REV. 0

More results

CED1Z Datasheet(PDF) 8 Page - Analog Devices

CED1Z Datasheet(HTML) 8 Page - Analog Devices

Similar Part No. - CED1Z

Similar Description - CED1Z

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL