IDT72T40118L6-7BBI datasheet(7/52 Pages) IDT

Part #	IDT72T40118L6-7BBI

Description	2.5 VOLT HIGH-SPEED TeraSync DDR/SDR FIFO 40-BIT CONFIGURATION

Download	52 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

7 / 52 page

7

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

IDT72T4088/98/108/118 2.5V HIGH-SPEED TeraSync™ DDR/SDR FIFO 40-BIT

CONFIGURATION 16,384 x 40, 32,768 x 40, 65,536 x 40 and 131,072 x 40

PIN DESCRIPTION (CONTINUED)

RCS

Read Chip Select HSTL-LVTTL

RCS provides synchronous enable/disable control of the read port and High-Impedance control of the

(F14)

INPUT

Qn data outputs, synchronous to RCLK. When using

RCS the OE pinmustbetiedLOW.DuringMaster

or Partial Reset the

RCS input is don’t care, if OE is LOW the data outputs will be Low-Impedance

regardless of

RCS.

REN

Read Enable

HSTL-LVTTL When LOW and in DDR mode,

REN along with a rising and falling edge of RCLK will send data in FIFO

(F16)

INPUT

memory to the output register and read the current data in output register. In SDR mode data will only be

read on the rising edge of RCLK only.

RSDR(1)

Read Single Data

LVTTL

WhenLOW,thisinputpinsetsthereadporttoSingleDataClockmode.WhenHIGH,thereadportwilloperate

(L2)

Rate

INPUT

inDoubleDataClockmode.ThispinmustbetiedeitherHIGHorLOWandcannottoggleduringoperation.

RT

Retransmit

HSTL-LVTTL

RTassertedontherisingedgeofRCLKinitializesthereadpointertothefirstlocationinmemory.EFflag

(F15)

INPUT

is set to LOW (

OR to HIGH in FWFT mode). The write pointer, offset registers, and flag settings are not

affected.IfamarkhasbeensetviatheMARKinputpin,thenthereadpointerwillinitializetothemarklocation

when

RT is asserted.

SCLK

Serial Clock

LVTTL

A rising edge of SCLK will clock the serial data present on the SI input into the offset registers provided

(H15)

INPUT

that

SENisenabled.ArisingedgeofSCLKwillalsoreaddataoutoftheoffsetregistersprovidedthatSREN

is enabled.

SEN

Serial Input

HSTL-LVTTL

SEN used in conjunction with SI and SCLK enables serial loading of the programmable flag offsets.

(J15)

Enable

INPUT

SREN

Serial Read

HSTL-LVTTL

SREN used in conjunction with SO and SCLK enables serial reading of the programmable flag offsets.

(J16)

Enable

INPUT

SI

Serial Input

HSTL-LVTTL This input pin is used to load serial data into the programmable flag offsets. Used in conjunction with

SEN

(H16)

INPUT

and SCLK.

SO

SerialOutput

HSTL-LVTTL This output pin is used to read data from the programmable flag offsets. Used in conjunction with

SREN

(K15)

OUTPUT

and SCLK.

TCK(2)

JTAG Clock

HSTL-LVTTL Clock input for JTAG function. One of four terminals required by IEEE Standard 1149.1-1990. Test

(F1)

INPUT

operations of the device are synchronous to TCK. Data from TMS and TDI are sampled on the rising edge

of TCK and outputs change on the falling edge of TCK. If the JTAG function is not used this signal needs

to be tied to GND.

TDI(2)

JTAG Test Data

HSTL-LVTTL OneoffourterminalsrequiredbyIEEEStandard1149.1-1990.DuringtheJTAGboundaryscanoperation,

(E2)

Input

INPUT

testdataseriallyloadedviatheTDIontherisingedgeofTCKtoeithertheInstructionRegister,IDRegister

and Bypass Register. An internal pull-up resistor forces TDI HIGH if left unconnected.

TDO(2)

JTAG Test Data

HSTL-LVTTL OneoffourterminalsrequiredbyIEEEStandard1149.1-1990.DuringtheJTAGboundaryscanoperation,

(F3)

Output

OUTPUT

test data serially loaded output via the TDO on the falling edge of TCK from either the Instruction Register,

ID Register and Bypass Register. This output is high impedance except when shifting, while in SHIFT-

DR and SHIFT-IR controller states.

TMS(2)

JTAG Mode

HSTL-LVTTL TMS is a serial input pin. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the

(F2)

Select

INPUT

thedevicethroughitsTAPcontrollerstates.Aninternalpull-upresistorforcesTMSHIGHifleftunconnected.

TRST(2)

JTAG Reset

HSTL-LVTTL

TRST is an asynchronous reset pin for the JTAG controller. The JTAG TAP controller does not

(E3)

INPUT

automatically reset upon power-up, thus it must be reset by either this signal or by setting TMS= HIGH for

five TCK cycles. If the TAP controller is not properly reset then the FIFO outputs will always be in high-

impedance. If the JTAG function is used but the user does not want to use

TRST,thenTRST canbetied

with

MRSto ensure proper FIFO operation. If the JTAG function is not used then this signal needs to be

tied to GND. An internal pull-up resistor forces

TRST HIGH if left unconnected.

WCLK

WriteClock

HSTL-LVTTL Input clock when used in conjunction with

WEN for writing data into the FIFO memory.

(G1)

INPUT

WCS

WriteChipSelect HSTL-LVTTL The

WCS pin can be regarded as a second WEN input, enabling/disabling write operations.

(H2)

INPUT

WEN

WriteEnable

HSTL-LVTTL When LOW and in DDR mode,

WEN along with a rising and falling edge of WCLK will write data into the

(H1)

INPUT

FIFO memory. In SDR mode data will only be read on the rising edge of RCLK only.

Symbol &

Name

I/O TYPE

Description

Pin No.

Similar Part No. - IDT72T40118L6-7BBI

Manufacturer	Part #	Datasheet	Description
List of Unclassifed Man...	IDT72T18105	515Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync??FIFO 18-BIT/9-BIT CONFIGURATIONS
Integrated Device Techn...	IDT72T18105	510Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
Integrated Device Techn...	IDT72T18105	372Kb / 56P	2.5 VOLT HIGH-SPEED TeraSync??FIFO
Renesas Technology Corp	IDT72T18105	492Kb / 57P	2.5 VOLT HIGH-SPEED TeraSync™ FIFO 18-BIT/9-BIT CONFIGURATIONS MAY 2017
Integrated Device Techn...	IDT72T18105L10BB	540Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS

More results

Similar Description - IDT72T40118L6-7BBI

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72T2098	481Kb / 51P	2.5 VOLT HIGH-SPEED TeraSync??DDR/SDR FIFO 20-BIT/10-BIT CONFIGURATION
	DT72T1845	372Kb / 56P	2.5 VOLT HIGH-SPEED TeraSync??FIFO
	IDT72T3645	472Kb / 57P	2.5 VOLT HIGH-SPEED TeraSync FIFO 36-BIT CONFIGURATIONS
	IDT72T7285	465Kb / 53P	2.5 VOLT HIGH-SPEED TeraSync FIFO 72-BIT CONFIGURATIONS
	IDT72T18125	540Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
	IDT72T1845	510Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
List of Unclassifed Man...	72T18125L5BBI	515Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync??FIFO 18-BIT/9-BIT CONFIGURATIONS
Renesas Technology Corp	IDT72T1845	492Kb / 57P	2.5 VOLT HIGH-SPEED TeraSync™ FIFO 18-BIT/9-BIT CONFIGURATIONS MAY 2017
Integrated Device Techn...	IDT72T54242	543Kb / 56P	2.5V QUAD/DUAL TeraSync??DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS
Integrated Device Techn...	IDT72T36105	359Kb / 56P	2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS

More results

IDT72T40118L6-7BBI Datasheet(PDF) 7 Page - Integrated Device Technology

IDT72T40118L6-7BBI Datasheet(HTML) 7 Page - Integrated Device Technology

Similar Part No. - IDT72T40118L6-7BBI

Similar Description - IDT72T40118L6-7BBI

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL