IDT72T40118L4BB datasheet(4/52 Pages) IDT

Part #	IDT72T40118L4BB

Description	2.5 VOLT HIGH-SPEED TeraSync DDR/SDR FIFO 40-BIT CONFIGURATION

Download	52 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

4 / 52 page

4

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

IDT72T4088/98/108/118 2.5V HIGH-SPEED TeraSync™ DDR/SDR FIFO 40-BIT

CONFIGURATION 16,384 x 40, 32,768 x 40, 65,536 x 40 and 131,072 x 40

DESCRIPTION (CONTINUED)

PAEandPAFflagscanbeprogrammedindependentlytoswitchatanypoint

inmemory.Programmableoffsetsmarkthelocationwithintheinternalmemory

that activates the

PAEandPAFflagsandcanonlybeprogrammedserially.To

program the offsets, set

SENactiveanddatacanbeloadedviatheSerialInput

(SI) pin at the rising edge of SCLK. To read out the offset registers serially, set

SRENactiveanddatacanbereadoutviatheSerialOutput(SO)pinattherising

edge of SCLK. Four default offset settings are also provided, so that

PAEcan

be marked at a predefined number of locations from the empty boundary and

the

PAFthresholdcanalsobemarkedatsimilarpredefinedvaluesfromthefull

boundary. The default offset values are set during Master Reset by the state

of the FSEL0 and FSEL1 pins.

During Master Reset (

MRS),thefollowingeventsoccur:thereadandwrite

pointers are set to the first location of the internal FIFO memory, the FWFT pin

selects IDT Standard mode or FWFT mode, the bus width configuration of the

readandwriteportisdeterminedbythestateofIWandOW,andthedefaultoffset

values for the programmable flags are set.

The Partial Reset (

PRS) also sets the read and write pointers to the first

location of the memory. However, the timing mode and the values stored in the

programmable offset registers before Partial Reset remain unchanged. The

flagsareupdatedaccordingtothetimingmodeandoffsetsineffect.

PRSisuseful

for resetting a device in mid-operation, when reprogramming programmable

flags would be undesirable.

The timing of the

PAE and PAF flags are synchronous to RCLK and WCLK,

respectively. The

PAE flag is asserted upon the rising edge of RCLK only and

not WCLK. Similarly the

PAF is asserted and updated on the rising edge of

WCLK only and not RCLK.

ThisdeviceincludesaRetransmitfromMarkfeaturethatutilizestwocontrol

inputs, MARK and

RT(Retransmit).IftheMARKinputisenabledwithrespect

to the RCLK, the memory location being read at the point will be marked. Any

subsequent retransmit operation (when

RT goes LOW), will reset the read

pointer to this “marked” location.

The device can be configured with different input and output bus widths as

previously stated. These rates are: x40 to x40, x40 to x20,x40 to x10, x20 to

x40, and x10 to x40.

If, at any time, the FIFO is not actively performing an operation, the chip will

automatically power down. Once in the power down state, the standby supply

currentconsumptionisminimized.Initiatinganyoperation(byactivatingcontrol

inputs) will immediately take the device out of the power down state.

A JTAG test port is provided, here the FIFO has fully functional boundary

Scan feature, compliant with IEEE 1449.1 Standard Test Access Port and

Boundary Scan Architecture.

The Double Data Rate FIFO has the capability of operating in either LVTTL

or HSTL mode. HSTL mode can be selected by enabling the HSTL pin. Both

input and output ports will operate in either HSTL or LVTTL mode, but cannot

be selected independent of one another.

The IDT72T4088/72T4098/72T40108/72T40118 are fabricated using

IDT’s high-speed submicron CMOS technology.

Similar Part No. - IDT72T40118L4BB

Manufacturer	Part #	Datasheet	Description
List of Unclassifed Man...	IDT72T18105	515Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync??FIFO 18-BIT/9-BIT CONFIGURATIONS
Integrated Device Techn...	IDT72T18105	510Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
Integrated Device Techn...	IDT72T18105	372Kb / 56P	2.5 VOLT HIGH-SPEED TeraSync??FIFO
Renesas Technology Corp	IDT72T18105	492Kb / 57P	2.5 VOLT HIGH-SPEED TeraSync™ FIFO 18-BIT/9-BIT CONFIGURATIONS MAY 2017
Integrated Device Techn...	IDT72T18105L10BB	540Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS

More results

Similar Description - IDT72T40118L4BB

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72T2098	481Kb / 51P	2.5 VOLT HIGH-SPEED TeraSync??DDR/SDR FIFO 20-BIT/10-BIT CONFIGURATION
	DT72T1845	372Kb / 56P	2.5 VOLT HIGH-SPEED TeraSync??FIFO
	IDT72T3645	472Kb / 57P	2.5 VOLT HIGH-SPEED TeraSync FIFO 36-BIT CONFIGURATIONS
	IDT72T7285	465Kb / 53P	2.5 VOLT HIGH-SPEED TeraSync FIFO 72-BIT CONFIGURATIONS
	IDT72T18125	540Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
	IDT72T1845	510Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
List of Unclassifed Man...	72T18125L5BBI	515Kb / 55P	2.5 VOLT HIGH-SPEED TeraSync??FIFO 18-BIT/9-BIT CONFIGURATIONS
Renesas Technology Corp	IDT72T1845	492Kb / 57P	2.5 VOLT HIGH-SPEED TeraSync™ FIFO 18-BIT/9-BIT CONFIGURATIONS MAY 2017
Integrated Device Techn...	IDT72T54242	543Kb / 56P	2.5V QUAD/DUAL TeraSync??DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS
Integrated Device Techn...	IDT72T36105	359Kb / 56P	2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS

More results

IDT72T40118L4BB Datasheet(PDF) 4 Page - Integrated Device Technology

IDT72T40118L4BB Datasheet(HTML) 4 Page - Integrated Device Technology

Similar Part No. - IDT72T40118L4BB

Similar Description - IDT72T40118L4BB

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL