 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9234 Datasheet(PDF) 10 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD9234 Datasheet(HTML) 10 Page - Analog Devices |
|
|
10 / 67 page  Data Sheet AD9234 SWITCHING SPECIFICATIONS AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate, AIN = −1.0 dBFS, default SPI settings, TA = 25°C, unless otherwise noted. Table 4. AD9234-500 AD9234-1000 Parameter Temperature Min Typ Max Min Typ Max Unit CLOCK Clock Rate (at CLK+/CLK− Pins) Full 0.3 4 0.3 4 GHz Maximum Sample Rate1 Full 500 1000 MSPS Minimum Sample Rate2 Full 300 300 MSPS Clock Pulse Width High Full 1000 500 ps Clock Pulse Width Low Full 1000 500 ps OUTPUT PARAMETERS Unit Interval (UI)3 Full 80 200 80 100 ps Rise Time (tR) (20% to 80% into 100 Ω Load) 25°C 24 32 24 32 ps Fall Time (tF) (20% to 80% into 100 Ω Load) 25°C 24 32 24 32 ps PLL Lock Time 25°C 2 2 ms Data Rate per Channel (NRZ)4 25°C 3.125 5 12.5 3.125 10 12.5 Gbps LATENCY5 Pipeline Latency Full 55 55 Clock cycles Fast Detect Latency Full 28 28 Clock cycles Wake-Up Time6 Standby 25°C 1 1 ms Power-Down 25°C 4 4 ms APERTURE Aperture Delay (tA) Full 530 530 ps Aperture Uncertainty (Jitter, tj) Full 55 55 fs rms Out-of-Range Recovery Time Full 1 1 Clock Cycles 1 The maximum sample rate is the clock rate after the divider. 2 The minimum sample rate operates at 300 MSPS with L = 2 or L = 1. 3 Baud rate = 1/UI. A subset of this range can be supported. 4 Default L = 4. This number can be changed based on the sample rate and decimation ratio. 5 No DDCs used. L = 4, M = 2, F = 1. 6 Wake-up time is defined as the time required to return to normal operation from power-down mode. TIMING SPECIFICATIONS Table 5. Parameter Test Conditions/Comments Min Typ Max Unit CLK+ to SYSREF+ TIMING REQUIREMENTS See Figure 2 tSU_SR Device clock to SYSREF+ setup time 117 ps tH_SR Device clock to SYSREF+ hold time −96 ps SPI TIMING REQUIREMENTS See Figure 3 tDS Setup time between the data and the rising edge of SCLK 2 ns tDH Hold time between the data and the rising edge of SCLK 2 ns tCLK Period of the SCLK 40 ns tS Setup time between CSB and SCLK 2 ns tH Hold time between CSB and SCLK 2 ns tHIGH Minimum period that SCLK must be in a logic high state 10 ns tLOW Minimum period that SCLK must be in a logic low state 10 ns tEN_SDIO Time required for the SDIO pin to switch from an input to an output relative to the SCLK falling edge (not shown in Figure 3) 10 ns tDIS_SDIO Time required for the SDIO pin to switch from an output to an input relative to the SCLK rising edge (not shown in Figure 3) 10 ns Rev. A | Page 9 of 66 |
Similar Part No. - AD9234_17 |
|
Similar Description - AD9234_17 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
