Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MT9V111 Datasheet(PDF) 38 Page - Micron Technology

Part No. MT9V111
Description  1/4-Inch SOC VGA CMOS Active-Pixel Digital Image Sensor
Download  46 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICRON [Micron Technology]
Homepage  http://www.micron.com
Logo 

MT9V111 Datasheet(HTML) 38 Page - Micron Technology

Zoom Inzoom in Zoom Outzoom out
 38 / 46 page
background image
09005aef80e90084
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT9V111_2.fm - Rev. G 1/05 EN
38
©2004 Micron Technology, Inc. All rights reserved.
MT9V111 - 1/4-Inch SOC VGA Digital Image Sensor
Two-wire Serial Interface Sample Write and Read Sequences
Two-wire Serial Interface Sample Write and Read Sequences
(with SADDR = 1)
16-Bit Write Sequence
A typical write sequence for writing 16 bits to a register is shown in Figure 16. A start bit
given by the master, followed by the write address, starts the sequence. The image sen-
sor will then give an acknowledge bit and expects the register address to come first, fol-
lowed by the 16-bit data. After each eight-bit the image sensor will give an acknowledge
bit. All 16 bits must be written before the register will be updated. After 16 bits are trans-
ferred, the register address is automatically incremented, so that the next 16 bits are
written to the next register. The master stops writing by sending a start or stop bit.
Figure 16: Timing Diagram Showing a Write to Reg0x09 with Value 0x0284
16-Bit Read Sequence
A typical read sequence is shown in Figure . First the master has to write the register
address, as in a write sequence. Then a start bit and the read address specifies that a read
is about to happen from the register. The master then clocks out the register data eight
bits at a time. The master sends an acknowledge bit after each eight-bit transfer. The
register address is auto-incremented after every 16 bits is transferred. The data transfer
is stopped when the master sends a no-acknowledge bit.
Figure 17: Timing Diagram Showing a Read from Reg0x09; Returned Value 0x0284
SCLK
SDATA
START
ACK
0xB8 ADDR
ACK
ACK
ACK
STOP
Reg0x09
1000 0100
0000 0010
SCLK
SDATA
START
ACK
0xB8 ADDR
0xB9 ADDR
0000 0010
Reg 0x09
ACK
ACK
ACK
STOP
1000 0100
NACK


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn