Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1372CV25-167BZC Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1372CV25-167BZC
Description  512K x 36/1M x 18 Pipelined SRAM with NoBL??Architecture
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1372CV25-167BZC Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1372CV25-167BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1372CV25-167BZC Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 27 page
background image
CY7C1370CV25
CY7C1372CV25
Document #: 38-05235 Rev. *C
Page 8 of 27
(DQa,b,c,d/DQPa,b,c,d for CY7C1370CV25 and DQa,b/DQPa,b
for CY7C1372CV25) inputs. Doing so will three-state the
output drivers. As a safety precaution, DQ and DQP (DQa,b,c,d/
DQPa,b,c,d for CY7C1370CV25 and DQa,b/DQPa,b for
CY7C1372CV25) are automatically three-stated during the
data portion of a write cycle, regardless of the state of OE.
Burst Write Accesses
The CY7C1370CV25/CY7C1372CV25 has an on-chip burst
counter that allows the user the ability to supply a single
address and conduct up to four WRITE operations without
reasserting the address inputs. ADV/LD must be driven LOW
in order to load the initial address, as described in the Single
Write Access section above. When ADV/LD is driven HIGH on
the subsequent clock rise, the chip enables (CE1, CE2, and
CE3) and WE inputs are ignored and the burst counter is incre-
mented. The correct BW (BWa,b,c,d for CY7C1370CV25 and
BWa,b for CY7C1372CV25) inputs must be driven in each
cycle of the burst write in order to write the correct bytes of
data.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CE1, CE2, and CE3, must remain inactive
for the duration of tZZREC after the ZZ input returns LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
Second
Address
Third
Address
Fourth
Address
A1,A0
A1,A0
A1,A0
A1,A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table (MODE = GND)
First
Address
Second
Address
Third
Address
Fourth
Address
A1,A0
A1,A0
A1,A0
A1,A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min.
Max
Unit
IDDZZ
Snooze mode standby current
ZZ
> VDD − 0.2V
60
mA
tZZS
Device operation to ZZ
ZZ
> VDD − 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ
< 0.2V
2tCYC
ns
tZZI
ZZ active to snooze current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit snooze current
This parameter is sampled
0
ns
Truth Table[1, 2, 3, 4, 5, 6, 7]
Operation
Address
Used
CE
ZZ
ADV/LD
WE
BWx
OE
CEN
CLK
DQ
Deselect Cycle
None
H
L
L
X
X
X
L
L-H
Three-State
Continue Deselect Cycle
None
X
L
H
X
X
X
L
L-H
Three-State
Read Cycle (Begin Burst)
External
L
L
L
H
X
L
L
L-H Data Out (Q)
Read Cycle (Continue Burst)
Next
X
L
H
X
X
L
L
L-H Data Out (Q)
NOP/Dummy Read (Begin Burst)
External
L
L
L
H
X
H
L
L-H
Three-State
Dummy Read (Continue Burst)
Next
X
L
H
X
X
H
L
L-H
Three-State
Write Cycle (Begin Burst)
External
L
L
L
L
L
X
L
L-H
Data In (D)
Write Cycle (Continue Burst)
Next
X
L
H
X
L
X
L
L-H
Data In (D)
NOP/WRITE ABORT (Begin Burst)
None
L
L
L
L
H
X
L
L-H
Three-State
WRITE ABORT (Continue Burst)
Next
X
L
H
X
H
X
L
L-H
Three-State
IGNORE CLOCK EDGE (Stall)
Current
X
L
X
X
X
X
H
L-H
SNOOZE MODE
None
X
H
X
X
X
X
X
X
Three-State
Notes:
1. X = “Don't Care”, 1 = Logic HIGH, 0 = Logic LOW, CE stands for ALL Chip Enables active. BWx = 0 signifies at least one Byte Write Select is active, BWx = Valid
signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
2. Write is defined by WE and BW[a:d]. See Write Cycle Description table for details.
3. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
4. The DQ and DQP pins are controlled by the current cycle and the OE signal.
5. CEN = H inserts wait states.
6. Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles.During a read cycle DQs and DQP[a:d] = Three-state when
OE is inactive or when the device is deselected, and DQs=data when OE is active.


Similar Part No. - CY7C1372CV25-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1372C CYPRESS-CY7C1372C Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372C-167AC CYPRESS-CY7C1372C-167AC Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372C-167AI CYPRESS-CY7C1372C-167AI Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372C-167BGC CYPRESS-CY7C1372C-167BGC Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372C-167BGI CYPRESS-CY7C1372C-167BGI Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
More results

Similar Description - CY7C1372CV25-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1370C CYPRESS-CY7C1370C Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25 CYPRESS-CY7C1372BV25 Datasheet
726Kb / 26P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1370DV25 CYPRESS-CY7C1370DV25 Datasheet
421Kb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D_06 Datasheet
511Kb / 28P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370DV25 CYPRESS-CY7C1370DV25_06 Datasheet
553Kb / 27P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D Datasheet
344Kb / 30P
   18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33 Datasheet
395Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1354BV25 CYPRESS-CY7C1354BV25 Datasheet
518Kb / 27P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
CY7C1354A CYPRESS-CY7C1354A Datasheet
546Kb / 31P
   256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture
CY7C1354A CYPRESS-CY7C1354A_04 Datasheet
402Kb / 28P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com