Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

GS8342DT11BD-350 Datasheet(PDF) 7 Page - GSI Technology

Part # GS8342DT11BD-350
Description  Simultaneous Read and Write SigmaQuad Interface
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GSI [GSI Technology]
Direct Link  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8342DT11BD-350 Datasheet(HTML) 7 Page - GSI Technology

Back Button GS8342DT11BD-350 Datasheet HTML 3Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 4Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 5Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 6Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 7Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 8Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 9Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 10Page - GSI Technology GS8342DT11BD-350 Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 30 page
background image
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01c 8/2017
7/30
© 2011, GSI Technology
GS8342DT06/11/20/38BD-550/500/450/400/350
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
SigmaQuad-II+ B4 SRAM DDR Read
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R high causes chip disable. A Low on
the Read Enable pin, R, begins a read cycle. R is always ignored if the previous command loaded was a read command. Clocking
in a High on the Read Enable pin, R, begins a read port deselect cycle.
SigmaQuad-II+ B4 SRAM DDR Write
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R High causes chip disable. A Low on
the Write Enable pin, W, and a High on the Read Enable pin, R, begins a write cycle. W is always ignored if the previous command
was a write command. Data is clocked in by the next rising edge of K, the rising edge of K after that, the next rising edge of K, and
finally by the next rising edge of K.
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4-beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NWx” may be substituted in all the discussion above.


Similar Part No. - GS8342DT11BD-350

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS8342DT11BD-350I GSI-GS8342DT11BD-350I Datasheet
524Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
More results

Similar Description - GS8342DT11BD-350

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS8342DT10BD-333 GSI-GS8342DT10BD-333 Datasheet
507Kb / 29P
   Simultaneous Read and Write SigmaQuad Interface
GS81302DT06E-450I GSI-GS81302DT06E-450I Datasheet
515Kb / 31P
   Simultaneous Read and Write SigmaQuad Interface
GS8342D07BGD-300 GSI-GS8342D07BGD-300 Datasheet
506Kb / 29P
   Simultaneous Read and Write SigmaQuad Interface
GS81302DT10E-300I GSI-GS81302DT10E-300I Datasheet
513Kb / 30P
   Simultaneous Read and Write SigmaQuad Interface
logo
Micross Components
AS8S512K32PECA MICROSS-AS8S512K32PECA Datasheet
206Kb / 8P
   Parallel Read/Write Interface
logo
SPANSION
S29NS-N SPANSION-S29NS-N Datasheet
1Mb / 86P
   Simultaneous Read/Write, Multiplexed, Burst Mode Flash Memory
S75NS-N SPANSION-S75NS-N Datasheet
315Kb / 10P
   MirrorBit 1.8 Volt-only Simultaneous Read/ Write, Burst-mode Multiplexed Flash (NOR Interface)
S29JL064J70TFI000 SPANSION-S29JL064J70TFI000 Datasheet
1Mb / 61P
   CMOS 3.0 Volt-Only, Simultaneous Read/Write Flash Memory
logo
ATMEL Corporation
TK5552 ATMEL-TK5552 Datasheet
326Kb / 22P
   Read/Write Transponder
logo
Hitachi Semiconductor
HA16688MP HITACHI-HA16688MP Datasheet
134Kb / 5P
   READ / WRITE CIRCUIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com