Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SN75C3222 Datasheet(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
Part No. SN75C3222
Description  3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

SN75C3222 Datasheet(HTML) 5 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
SN65C3222, SN75C3222
3V TO 5.5V MULTICHANNEL RS232 COMPATIBLE LINE DRIVER/RECEIVER
SLLS534B − MAY 2002 − REVISED OCTOBER 2004
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
RECEIVER SECTION
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Note 4 and Figure 5)
PARAMETER
TEST CONDITIONS
MIN
TYP†
MAX
UNIT
VOH
High-level output voltage
IOH = −1 mA
VCC − 0.6 V
VCC − 0.1 V
V
VOL
Low-level output voltage
IOL = 1.6 mA
0.4
V
VIT+
Positive-going input threshold voltage
VCC = 3.3 V
1.5
2.4
V
VIT+
Positive-going input threshold voltage
VCC = 5 V
1.8
2.4
V
VIT−
Negative-going input threshold voltage
VCC = 3.3 V
0.6
1.2
V
VIT−
Negative-going input threshold voltage
VCC = 5 V
0.8
1.5
V
Vhys
Input hysteresis (VIT+ − VIT−)
0.3
V
Ioff
Output leakage current
EN = VCC
±0.05
±10
µA
ri
Input resistance
VI = ±3 V to ±25 V
3
5
7
k
† All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C.
NOTE 4: Test conditions are C1−C4 = 0.1
µF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2−C4 = 0.33 µF at VCC = 5 V ± 0.5 V.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Note 4)
PARAMETER
TEST CONDITIONS
MIN
TYP†
MAX
UNIT
tPLH
Propagation delay time, low- to high-level output
CL = 150 pF, See Figure 3
300
ns
tPHL
Propagation delay time, high- to low-level output
CL= 150 pF, See Figure 3
300
ns
ten
Output enable time
CL= 150 pF, RL = 3 kΩ,
See Figure 4
200
ns
tdis
Output disable time
CL= 150 pF, RL = 3 kΩ,
See Figure 4
200
ns
tsk(p)
Pulse skew‡
See Figure 3
300
ns
† All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C.
‡ Pulse skew is defined as |tPLH − tPHL| of each channel of the same device.
NOTE 4: Test conditions are C1−C4 = 0.1
µF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2−C4 = 0.33 µF at VCC = 5 V ± 0.5 V.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn