Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PEB2080 Datasheet(PDF) 42 Page - Siemens Semiconductor Group

Part # PEB2080
Description  S/T Bus Interface Circuit (SBC)
Download  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIEMENS [Siemens Semiconductor Group]
Direct Link  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

PEB2080 Datasheet(HTML) 42 Page - Siemens Semiconductor Group

Back Button PEB2080 Datasheet HTML 38Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 39Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 40Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 41Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 42Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 43Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 44Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 45Page - Siemens Semiconductor Group PEB2080 Datasheet HTML 46Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 73 page
background image
Semiconductor Group
43
Operational Description
TE / LT-T Mode
F3 power down
This is the deactivated state of the physical protocol.The receive line awake unit is active except
during a RST pulse. Clocks are disabled if ENCK = 1 (TE mode). The power consumption in this
state is approximately 22 mW when the clock is running, and 4 mW otherwise.
F3 power up
This state is identical to “F3 power down”, except for the C/l output message. The state is invoked
by a C/l command TIM = “0000” (or SDI static low). After the subsequent activation of the clocks the
PU message is outputted. This occurs 0,5 ms to 4 ms after application of TIM, depending on crystal
capacitances. If, however, the SBC is disconnected from the S interface (CON = 0), the C/l
message DIS is outputted.
F3 pend. deact.
The SBC reaches this state after receiving INFO0 (from states F5 to F8) for 16 ms (64 frames). This
time constant is a “flywheel” to prevent accidental deactivation. From this state an activation is only
possible from the line (transition “F3 pend. deact.” to “F5 unsynchronized”). A power down state
may be reached only after receiving DIU.
F4 pend. act.
Activation has been requested from the terminal, INFO1 is transmitted, INFO0 is still received,
“Power Up” is transmitted in the C/l channel. This state is stable: timer T3 (I.430) is to be
implemented in software.
F5 unsynchronized
At the reception of any signal from the NT, the SBC ceases to transmit INFO1 and awaits
identification of INFO2 or INFO4. This state is reached at most 50 s after a signal different from
INFO0 is present at the receiver of the SBC.
F6 synchronized
When the SBC receives an activation signal (INFO2), it responds with INFO3 and waits for normal
frames (INFO4). This state is reached at most 6 ms after an INFO2 arrives at the SBC (when the
oscillator was disabled in “F3 power down”).
F7 activated
This is the normal active state with the layer-1 protocol activated in both directions. From state “F6
synchronized”, state F7 is reached at most 0,5 ms after reception of INFO4. From state “F3 power
down” with the oscillator disabled, state F7 is reached at most 6 ms after the SBC is directly
activated by INFO4.
F8 lost framing
This is the condition where SBC has lost frame synchronization and is awaiting re-synchronization
by INFO2 or INFO4 or deactivation by INFO0.


Similar Part No. - PEB2080

ManufacturerPart #DatasheetDescription
logo
Pulse A Technitrol Comp...
PEB2080 PULSE-PEB2080 Datasheet
1Mb / 7P
   ISDN S-Interface Transformers
More results

Similar Description - PEB2080

ManufacturerPart #DatasheetDescription
logo
Infineon Technologies A...
PEB3081 INFINEON-PEB3081 Datasheet
2Mb / 190P
   S/T Bus Interface Circuit Extended
DS 1, Feb. 2003
logo
National Semiconductor ...
TP3421 NSC-TP3421 Datasheet
816Kb / 18P
   ISDN S / T INTERFACE DEVICE WITH GCI ( GENERAL CIRCUIT INTERFACE )
logo
Cypress Semiconductor
CY7C964 CYPRESS-CY7C964 Datasheet
99Kb / 6P
   Bus Interface Logic Circuit
CY7C964A CYPRESS-CY7C964A Datasheet
158Kb / 6P
   Bus Interface Logic Circuit
logo
Intersil Corporation
HS-3282 INTERSIL-HS-3282_02 Datasheet
305Kb / 17P
   CMOS ARINC Bus Interface Circuit
HS-3282 INTERSIL-HS-3282 Datasheet
176Kb / 15P
   CMOS ARINC Bus Interface Circuit
HS1-3282-8 INTERSIL-HS1-3282-8 Datasheet
309Kb / 17P
   CMOS ARINC Bus Interface Circuit
March 1997
logo
Winbond
W6691 WINBOND-W6691 Datasheet
465Kb / 106P
   ISDN S/T Interface Transceiver
logo
PCA ELECTRONICS INC.
EPR1260 PCA-EPR1260 Datasheet
45Kb / 1P
   ISDN S/T-Interface Module
logo
National Semiconductor ...
TP3420A NSC-TP3420A Datasheet
524Kb / 32P
   ISDN S/T Interface Device
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com