Electronic Components Datasheet Search |
|
IDTCV141PAG Datasheet(PDF) 3 Page - Integrated Device Technology |
|
IDTCV141PAG Datasheet(HTML) 3 Page - Integrated Device Technology |
3 / 10 page COMMERCIALTEMPERATURERANGE IDTCV141 1-TO-8DIFFERENTIALCLOCKBUFFER 3 PIN DESCRIPTION Pin Name Type Pin # Description SRC_IN, SRC_IN# IN, DIF 4,5 0.7V differential SRC input 8, 9, 12, 13, 16, 17, DIF_[7:0], DIF_ [7:0]# OUT, DIF 20, 21, 29, 30, 33, 0.7Vdifferentialclockoutput 34, 37, 38, 41, 42 OE[7:0] I N 6, 7, 14, 15, 3.3V LVTTL input for enabling differential outputs (see OE_INV table) 35, 36, 43, 44 PWRDWN I N 26 3.3V LVTTL for power down (see OE_INV table) IREF I N 46 Referencecurrentfordifferentialoutput LOCK OUT 45 HIGH, locked PLL/Bypass# I N 22 1 = PLL mode, 0 = bypass, PLL OFF HIGH_BW# I N 28 0 = HIGH BW, 1 = LOW BW (see HIGH_BW# Selection table) SRC_DIV2# I N 1 LOW = divide by 2 mode SRC_STOP I N 27 SRC stop (see OE_INV table) SCL I N 23 SMBus clock SDA I/O, Open Collector 24 SMBus data OE_INV I N 40 (see OE_INV table) INDEX BLOCK WRITE PROTOCOL Bit # of bits From Description 1 1 Master Start 2-9 8 Master DCh 10 1 Slave Ack (Acknowledge) 11-18 8 Master Register offset byte (starting byte) 19 1 Slave Ack (Acknowledge) 20-27 8 Master Byte count, N (0 is not valid) 28 1 Slave Ack (Acknowledge) 29-36 8 Master first data byte (Offset data byte) 37 1 Slave Ack (Acknowledge) 38-45 8 Master 2nd data byte 46 1 Slave Ack (Acknowledge) : Master Nth data byte Slave Acknowledge Master Stop INDEX BLOCK READ PROTOCOL Master can stop reading any time by issuing the stop bit without waiting until Nth byte (byte count bit30-37). Bit # of bits From Description 1 1 Master Start 2-9 8 Master DCh 10 1 Slave Ack (Acknowledge) 11-18 8 Master Register offset byte (starting byte) 19 1 Slave Ack (Acknowledge) 20 1 Master RepeatedStart 21-28 8 Master DDh 29 1 Slave Ack (Acknowledge) 30-37 8 Slave Byte count, N (block read back of N bytes), power on is 8 38 1 Master Ack (Acknowledge) 39-46 8 Slave first data byte (Offset data byte) 47 1 Master Ack (Acknowledge) 48-55 8 Slave 2nd data byte Ack (Acknowledge) : Master Ack (Acknowledge) Slave Nth data byte Not acknowledge Master Stop INDEX BYTE WRITE Setting bit[11:18] = starting address, bit[20:27] = 01h. INDEX BYTE READ Setting bit[11:18] = starting address. After reading back the first data byte, master issues Stop bit. |
Similar Part No. - IDTCV141PAG |
|
Similar Description - IDTCV141PAG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |