Electronic Components Datasheet Search |
|
AS4C64M16MD2-25BCN Datasheet(PDF) 5 Page - Alliance Semiconductor Corporation |
|
AS4C64M16MD2-25BCN Datasheet(HTML) 5 Page - Alliance Semiconductor Corporation |
5 / 129 page LPDDR2 SDRAM Addressing ITEM 1Gb Number of banks 8 Bank address pins BA0~BA2 Auto precharge pin A10/AP X16 Row addresses R0-R12 Column addresses C0-C9 tREFI(µs) 7.8 X32 Row addresses R0-R12 Column addresses C0-C8 tREFI(µs) 7.8 NOTE 1. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero. NOTE 2. tREFI values for all bank refresh is Tc = -25~85℃, Tc means Operating Case Temperature. NOTE 3. Row and Column Address values on the CA bus that are not used are “don’t care.” AS4C64M16MD2-25BCN AS4C32M32MD2-25BCN Confidential - 5/129 - Rev.1.0 July 2016 |
Similar Part No. - AS4C64M16MD2-25BCN |
|
Similar Description - AS4C64M16MD2-25BCN |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |