Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AS4C1M16S-6TIN Datasheet(PDF) 9 Page - Alliance Semiconductor Corporation

Part # AS4C1M16S-6TIN
Description  Programmable Mode registers
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C1M16S-6TIN Datasheet(HTML) 9 Page - Alliance Semiconductor Corporation

Back Button AS4C1M16S-6TIN Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 9Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 10Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 11Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 12Page - Alliance Semiconductor Corporation AS4C1M16S-6TIN Datasheet HTML 13Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 54 page
background image
AS4C1M16S-C&I
Confidential
8
Rev. 2.0
March /2015
CLK
COMMAND
T0
T1
T2
T3
T4
T5
T6
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
T7
T8
NOP
CAS# Latency=2
tCK2, DQ
CAS# Latency=3
tCK3, DQ
DOUT A0
DOUT A1
DOUT A2
DOUT A3
DOUT A0
DOUT A1
DOUT A2
DOUT A3
Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)
The read data appears on the DQs subject to the values on the LDQM/UDQM inputs two clocks
earlier (i.e. LDQM/UDQM latency is two clocks for output buffers). A read burst without the auto
precharge function may be interrupted by a subsequent Read or Write command to the same bank or
the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/
PrechargeAll command to the same bank too. The interrupt coming from the Read command can
occur on any clock cycle following a previous Read command (refer to the following figure).
CLK
COMMAND
T0
T1
T2
T3
T4
T5
T6
READ A
READ B
NOP
NOP
NOP
NOP
NOP
NOP
T7
T8
NOP
CAS# Latency=2
tCK2, DQ
CAS# Latency=3
tCK3, DQ
DOUT A0
DOUT B0
DOUT B1
DOUT B2
DOUT A0
DOUT B0
DOUT B1
DOUT B2
DOUT B3
DOUT B3
Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)
The LDQM/UDQM inputs are used to avoid I/O contention on the DQ pins when the interrupt
comes from a Write command. The LDQM/UDQM must be asserted (HIGH) at least two clocks prior
to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O
contention, a single cycle with high-impedance on the DQ pins must occur between the last read data
and the Write command (refer to the following three figures). If the data output of the burst read
occurs at the second clock of the burst write, the LDQM/UDQM must be asserted (HIGH) at least one
clock prior to the Write command to avoid internal bus contention.
CLK
COMMAND
T0
T1
T2
T3
T4
T5
T6
NOP
NOP
Bank A
Activate
NOP
NOP
READ A
WRITE A
NOP
T7
T8
NOP
CAS# Latency=2
tCK2, DQ
DQM
T9
NOP
DIN A0
DIN A1
DIN A2
DIN A3
Figure 6. Read to Write Interval (Burst Length  4, CAS# Latency = 2)


Similar Part No. - AS4C1M16S-6TIN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C1M16S-6TIN ALSC-AS4C1M16S-6TIN Datasheet
1Mb / 54P
   1M x 16 bit Synchronous DRAM (SDRAM)
More results

Similar Description - AS4C1M16S-6TIN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C8M16S ALSC-AS4C8M16S Datasheet
1Mb / 55P
   Programmable Mode registers
AS4C16M16S ALSC-AS4C16M16S Datasheet
2Mb / 54P
   Programmable Mode registers
AS4C4M32S ALSC-AS4C4M32S Datasheet
1Mb / 46P
   Programmable Mode
logo
Siemens Semiconductor G...
HYB39S13620TQ- SIEMENS-HYB39S13620TQ- Datasheet
563Kb / 70P
   Special Mode Registers Two color registers Burst Read with Single Write Operation
logo
NXP Semiconductors
74F399 PHILIPS-74F399 Datasheet
88Kb / 10P
   Registers
1999 Jan 08
74F651A PHILIPS-74F651A Datasheet
168Kb / 14P
   Transceivers/registers
1999 Jun 23
logo
Fairchild Semiconductor
74F652 FAIRCHILD-74F652 Datasheet
71Kb / 8P
   Transceivers/Registers
logo
National Semiconductor ...
54F651SDM NSC-54F651SDM Datasheet
188Kb / 10P
   Transceivers/Registers
logo
Texas Instruments
SN54AHCT594 TI-SN54AHCT594_08 Datasheet
701Kb / 19P
[Old version datasheet]   8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS
logo
Fairchild Semiconductor
74F651 FAIRCHILD-74F651 Datasheet
73Kb / 8P
   Transceivers/Registers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com