3

©2016 Integrated Device Technology, Inc.

January 29, 2016

844003 Datasheet

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

21

nQB0

Output

Differential output pair. LVDS interface levels.

22

QB0

Output

Differential output pair. LVDS interface levels.

23

Power

Output supply pin for Bank B outputs.

24

DIV_SELB1

Input

Pullup

Division select pin for Bank B. LVCMOS/LVTTL interface levels. See Table 3C.

Symbol

Parameter

Test Conditions

Minimum

Typical

Maximum

Units

Input



Capacitance

LVCMOS/

LVTTL Inputs

4pF

Input Pulldown Resistor

51

k



Input Pullup Resistor

51

k



Number

Name

Type

Description