14

13

12

11

10

9

8

1

2

3

4

5

6

7

OE

D OR PW PACKAGE

(TOP VIEW)

GND

NC

A4

A3

A2

V

CCA

NC

B4

B3

B2

B1

V

CCB

A1

RGY PACKAGE

Exposed

Center

Pad

(TOP VIEW)

1

14

7

8

2

3

4

5

6

13

12

11

10

9

B1

B2

B3

B4

NC

A1

A2

A3

A4

NC

V

CCB

B1

B2

B3

RUT PACKAGE

(TOP VIEW)

3

2

6

10

1

4

8

9

11

12

A2

A3

V

CCA

A1

B4

5

7

A4

GXU/ZXU PACKAGE

(TOP VIEW)

4

3

2

1

A

B

C

YZT PACKAGE

(TOP VIEW)

D

C

B

A

3 2 1

TXB0104

www.ti.com

SCES650G – APRIL 2006 – REVISED NOVEMBER 2014

5 Pin Configuration and Functions

A. N.C.

− No internal connection

B. For RGY, if the exposed center pad is used, it must only be connected as a secondary ground or left

electrically open.

C. Pullup resistors are not required on both sides for Logic I/O.

D. If pull up or pull down resistors are needed, the resistor value must be over 50 k

Ω.

E. 50 k

F. If pullup resistors are needed, please refer to the TXS0104 or contact TI.

G. For detailed information, please refer to application note SCEA043.

Pin Functions

PIN

BALL

FUNCTION

D, PW, OR

GXU/

NAME

RUT NO.

YZT NO.

RGY NO.

ZXU NO.

1

1

B2

B2

A-port supply voltage 1.2 V

A1

2

2

A1

A3

A2

3

3

A2

B3

A3

4

4

A3

C3

A4

5

5

A4

D3

NC

6

–

–

–

No connection. Not internally connected.

GND

7

6

B4

D2

Ground

3-state output-mode enable. Pull OE low to place all outputs in 3-state

OE

8

12

B3

C2

Copyright © 2006–2014, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: TXB0104