Electronic Components Datasheet Search |
|
5P49V5908BdddNDGI8 Datasheet(PDF) 1 Page - Integrated Device Technology |
|
5P49V5908BdddNDGI8 Datasheet(HTML) 1 Page - Integrated Device Technology |
1 / 30 page DATASHEET 5P49V5908 MARCH 10, 2017 1 ©2017 Integrated Device Technology, Inc. Programmable Clock Generator 5P49V5908 Description The 5P49V5908 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface. This is IDTs fifth generation of programmable clock technology (VersaClock® 5). The frequencies are generated from a single reference clock or crystal. Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing. The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system. Pin Assignment Features • Generates up to four independent output frequencies with a total of 11 differential outputs and one reference output • Supports multiple differential output I/O standards: – Three universal outputs pairs with each configurable as one differential output pair (LVDS, LVPECL or regular HCSL) or two LVCMOS outputs. Frequency of each output pair can be individually programmed – Eight copies of Low Power HCSL(LP-HCSL) outputs. Programmable frequency – See Output Features and Descriptions for details • One reference LVCMOS output clock • High performance, low phase noise PLL, < 0.7 ps RMS typical phase jitter on outputs: – PCIe Gen1, 2, 3 compliant clock capability – USB 3.0 compliant clock capability – 1 GbE and 10 GbE • Four fractional output dividers (FODs) • Independent Spread Spectrum capability from each fractional output divider (FOD) • Four banks of internal non-volatile in-system programmable or factory programmable OTP memory • I2C serial programming interface • Input frequency ranges: – LVCMOS Reference Clock Input (XIN/REF) – 1MHz to 200MHz – Crystal frequency range: 8MHz to 40MHz • Output frequency ranges: – LVCMOS Clock Outputs – 1MHz to 200MHz – LP-HCSL Clock Outputs – 1MHz to 200MHz – Other Differential Clock Outputs – 1MHz to 350MHz • Programmable loop bandwidth • Programmable crystal load capacitance • Power-down mode • Mixed voltage operation: – 1.8V core – 1.8V VDDO for 8 LP-HCSL outputs – 1.8V to 3.3V VDDO for other outputs (3 programmable differential outputs and 1 reference output) – See Pin Descriptions for details • Available in 48-pin VFQFPN package (NDG48) • -40° to +85°C industrial temperature operation 1 13 48-pin VFQFPN 43 31 XOUT XIN/REF VDDO OUT10B OUT2 OUT9B OUT9 OUT2B VDDO2 VDDA EPAD 2 3 4 5 6 14 15 16 17 18 32 33 34 35 36 44 45 46 47 48 7 8 9 10 11 12 19 20 21 22 23 24 25 26 27 28 29 30 37 38 39 40 41 42 VDDO OUT8B OUT8 OUT7B OUT7 SD/OE OEB7_10 NC OUT3 OUT3B VDD VDD_CORE NC NC |
Similar Part No. - 5P49V5908BdddNDGI8 |
|
Similar Description - 5P49V5908BdddNDGI8 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |