 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
56F801 Datasheet(PDF) 8 Page - Motorola, Inc |
|
||||||||||||||||||||||||||||||
56F801 Datasheet(HTML) 8 Page - Motorola, Inc |
|
|
8 / 44 page  8 56F801 Technical Data 2.4 Interrupt and Program Control Signals 2.5 Pulse Width Modulator (PWM) Signals 1 XTAL GPIOB3 Output Input/ Output Chip- driven Input Crystal Oscillator Output—This output should be connected to an 8MHz external crystal or ceramic resonator. For more information, please refer to Section 3.5. This pin can also be connected to an external clock source. For more information, please refer to Section 3.5.3. Port B GPIO—This multiplexed pin is a General Purpose I/O (GPIO) pin that can be programmed as an input or output pin. This I/O can be utilized when using the on-chip relaxation oscillator so the XTAL pin is not needed. Table 7. Interrupt and Program Control Signals No. of Pins Signal Name Signal Type State During Reset Signal Description 1 IRQA Input (Schmitt) Input External Interrupt Request A—The IRQA input is a synchronized external interrupt request that indicates that an external device is requesting service. It can be programmed to be level-sensitive or negative-edge- triggered. 1 RESET Input (Schmitt) Input Reset—This input is a direct hardware reset on the processor. When RESET is asserted low, the hybrid controller is initialized and placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the RESET pin is deasserted, the initial chip operating mode is latched from the EXTBOOT pin. The internal reset signal will be deasserted synchronous with the internal clocks, after a fixed number of internal clocks. To ensure complete hardware reset, RESET and TRST should be asserted together. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert RESET, but do not assert TRST. Table 8. Pulse Width Modulator (PWMA) Signals No. of Pins Signal Name Signal Type State During Reset Signal Description 6 PWMA0-5 Output Tri-stated PWMA0-5— These are six PWMA output pins. 1 FAULTA0 Input (Schmitt) Input FAULTA0— This fault input pin is used for disabling selected PWMA outputs in cases where fault conditions originate off- chip. Table 6. PLL and Clock (Continued) No. of Pins Signal Name Signal Type State During Reset Signal Description Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
Similar Part No. - 56F801 |
|
Similar Description - 56F801 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
