Electronic Components Datasheet Search |
|
SN75LVDS83CZQLR Datasheet(PDF) 1 Page - Texas Instruments |
|
SN75LVDS83CZQLR Datasheet(HTML) 1 Page - Texas Instruments |
1 / 29 page swive l SN75LVDS83C FlatLink Transmitter TM BGA Package: 4.5 x 7mm Application processor (e.g. OMAP ) TM SN75LVDS83C www.ti.com SLLSE66A – OCTOBER 2010 – REVISED SEPTEMBER 2011 FLATLINK ™ TRANSMITTER Check for Samples: SN75LVDS83C 1 FEATURES 2 • LVDS Display Serdes Interfaces Directly to • 28 Data Channels Plus Clock In Low-Voltage LCD Display Panels with Integrated LVDS TTL to 4 Data Channels Plus Clock Out Low-Voltage Differential • Package: 4.5mm x 7mm BGA • Consumes Less Than 1mW When Disabled • 1.8V up to 3.3V Tolerant Data Inputs to Connect Directly to Low-Power, Low-Voltage • Selectable Rising or Falling Clock Edge Application and Graphic Processors Triggered Inputs • Transfer Rate up to 85Mpps (Mega Pixel Per • ESD: 5kV HBM Second); Pixel Clock Frequency Range 10MHz • Support Spread Spectrum Clocking (SSC) to 85MHz • Suited for Display Resolutions Ranging From APPLICATIONS HVGA up to HD With Low EMI • LCD Display Panel Driver • Operates From a Single 3.3V Supply and • UMPC and Netbook PC 148mW (typical) at 75MHz • Digital Picture Frame DESCRIPTION The SN75LVDS83C FlatLink ™ transmitter contains four 7-bit parallel-load serial-out shift registers, a 7X clock synthesizer, and five Low-Voltage Differential Signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 and LCD panels with integrated LVDS receiver. When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times, and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 2 FlatLink is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 2010–2011, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN75LVDS83CZQLR |
|
Similar Description - SN75LVDS83CZQLR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |