 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M54HC365 Datasheet(PDF) 1 Page - STMicroelectronics |
|
||||||||||||||||||||||||||||||
M54HC365 Datasheet(HTML) 1 Page - STMicroelectronics |
|
|
1 / 11 page 
1/11 May 2004 s HIGH SPEED: tPD = 10ns (TYP.) at VCC =6V s LOW POWER DISSIPATION: ICC =4µA(MAX.) at TA=25°C s HIGH NOISE IMMUNITY: VNIH =VNIL = 28% VCC (MIN.) s SYMMETRICAL OUTPUT IMPEDANCE: |IOH|= IOL =6mA (MIN) s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL s WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V s PIN AND FUNCTION COMPATIBLE WITH 54 SERIES 365 s SPACE GRADE-1: ESA SCC QUALIFIED s 50 krad QUALIFIED, 100 krad AVAILABLE ON REQUEST s NO SEL UNDER HIGH LET HEAVY IONS IRRADIATION s DEVICE FULLY COMPLIANT WITH SCC-9401-052 DESCRIPTION The 54HC365 is an advanced high-speed CMOS HEX BUS BUFFER (3-STATE) fabricated with silicon gate C2MOS technology. All six buffers are controlled by the combination of two enable inputs (G1 and G2); all outputs of these buffers are enabled only when both G1 and G2 inputs are held low, under all other conditions these outputs are disabled in a high-impedance state. The M54HC365 has non inverting outputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage. M54HC365 RAD-HARD HEX BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTING) PIN CONNECTION ORDER CODES PACKAGE FM EM DILC M54HC365D M54HC365D1 FPC M54HC365K M54HC365K1 DILC-16 FPC-16 Rev. 1 |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
