Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AS4C16M16SA-7BCN Datasheet(PDF) 5 Page - Alliance Semiconductor Corporation

Part # AS4C16M16SA-7BCN
Description  256M ??(16Mx16bit) Synchronous DRAM (SDRAM)
Download  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C16M16SA-7BCN Datasheet(HTML) 5 Page - Alliance Semiconductor Corporation

  AS4C16M16SA-7BCN Datasheet HTML 1Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 2Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 3Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C16M16SA-7BCN Datasheet HTML 9Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 55 page
background image
AS4C16M16SA-C&I
Confidential
4
Rev. 3.0
Mar. /2015
Table 3. Pin Details
Symbol
Type
Description
CLK
Input
Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the
positive edge of CLK. CLK also increments the internal burst counter and controls the
output registers.
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE
goes low synchronously with clock (set-up and hold time same as other inputs), the
internal clock is suspended from the next clock cycle and the state of output and burst
address is frozen as long as the CKE remains low. When all banks are in the idle state,
deactivating the clock controls the entry to the Power Down and Self Refresh modes.
CKE is synchronous except after the device enters Power Down and Self Refresh
modes, where CKE becomes asynchronous until exiting the same mode. The input
buffers, including CLK, are disabled during Power Down and Self Refresh modes,
providing low standby power.
BA0,BA1
Input
Bank Activate: BA0, BA1 input select the bank for operation.
BA1
BA0
Select Bank
0
0
BANK #A
0
1
BANK #B
1
0
BANK #C
1
1
BANK #D
A0-A12
Input
Address Inputs: A0-A12 are sampled during the BankActivate command (row address
A0-A12) and Read/Write command (column address A0-A8 with A10 defining Auto
Precharge) to select one location out of the 4M available in the respective bank. During
a Precharge command, A10 is sampled to determine if all banks are to be precharged
(A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set
command.
CS#
Input
Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command
decoder. All commands are masked when CS# is sampled HIGH. CS# provides for
external bank selection on systems with multiple banks. It is considered part of the
command code.
RAS#
Input
Row Address Strobe: The RAS# signal defines the operation commands in
conjunction with the CAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either
the BankActivate command or the Precharge command is selected by the WE# signal.
When the WE# is asserted "HIGH," the BankActivate command is selected and the
bank designated by BA is turned on to the active state. When the WE# is asserted
"LOW," the Precharge command is selected and the bank designated by BA is switched
to the idle state after the precharge operation.
CAS#
Input
Column Address Strobe: The CAS# signal defines the operation commands in
conjunction with the RAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is
started by asserting CAS# "LOW." Then, the Read or Write command is selected by
asserting WE# "LOW" or "HIGH."
WE#
Input
Write Enable: The WE# signal defines the operation commands in conjunction with the
RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is
used to select the BankActivate or Precharge command and Read or Write command.
LDQM,
UDQM
Input
Data Input/Output Mask: Controls output buffers in read mode and masks
Input data in write mode.


Similar Part No. - AS4C16M16SA-7BCN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C16M16SA-7BCN ALSC-AS4C16M16SA-7BCN Datasheet
1Mb / 54P
   Fully synchronous operation
AS4C16M16SA-7BCN ALSC-AS4C16M16SA-7BCN Datasheet
1Mb / 55P
   Operating temperature range
More results

Similar Description - AS4C16M16SA-7BCN

ManufacturerPart #DatasheetDescription
logo
Mitsubishi Electric Sem...
M2V56S20ATP MITSUBISHI-M2V56S20ATP Datasheet
690Kb / 49P
   256M Synchronous DRAM
M2V56S20 MITSUBISHI-M2V56S20 Datasheet
431Kb / 51P
   256M Synchronous DRAM
M2V56S20AKT MITSUBISHI-M2V56S20AKT Datasheet
694Kb / 49P
   256M Synchronous DRAM
logo
Etron Technology, Inc.
EM6HE16EWAKG ETRON-EM6HE16EWAKG Datasheet
2Mb / 85P
   256M x 16 bit DDR3L Synchronous DRAM (SDRAM)
Rev. 1.0 2019
logo
Mitsubishi Electric Sem...
M2V56S20TP MITSUBISHI-M2V56S20TP Datasheet
280Kb / 49P
   256M Synchronous DRAM
M2S56D20 MITSUBISHI-M2S56D20 Datasheet
824Kb / 37P
   256M Double Data Rate Synchronous DRAM
logo
Elpida Memory
M2S56D20ATP ELPIDA-M2S56D20ATP Datasheet
644Kb / 41P
   256M Double Data Rate Synchronous DRAM
logo
Mitsubishi Electric Sem...
M2S56D20AKT MITSUBISHI-M2S56D20AKT Datasheet
824Kb / 37P
   256M Double Data Rate Synchronous DRAM
M2S56D20TP MITSUBISHI-M2S56D20TP Datasheet
300Kb / 36P
   256M Double Data Rate Synchronous DRAM
logo
Hynix Semiconductor
HY5DU56422DTP HYNIX-HY5DU56422DTP Datasheet
413Kb / 37P
   256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com