 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DA14582 Datasheet(PDF) 95 Page - Dialog Semiconductor |
|
||||||||||||||||||||||||||||||
DA14582 Datasheet(HTML) 95 Page - Dialog Semiconductor |
|
|
95 / 172 page  Datasheet Revision 3.0 08-Nov-2016 CFR0011-120-01 95 of 172 © 2015 Dialog Semiconductor DA14582 Bluetooth Low Energy 4.2 SoC with Audio CODEC FINAL 6 r/w SPI_SMN Master/slave mode 0 = Master, 1 = Slave(SPI1 only) 0x0 5 r/w SPI_DO Pin SPI_DO output level when SPI is idle or when SPI_FORCE_DO=1 0x0 4:3 r/w SPI_CLK Select SPI_CLK clock frequency in master mode:00 = (XTAL) / (CLK_PER_REG *8) 01 = (XTAL) / (CLK_PER_REG *4) 10 = (XTAL) / (CLK_PER_REG *2) 11 = (XTAL) / (CLK_PER_REG *14) 0x0 2 r/w SPI_POL Select SPI_CLK polarity. 0 = SPI_CLK is initially low. 1 = SPI_CLK is initially high. 0x0 1 r/w SPI_PHA Select SPI_CLK phase. See functional timing diagrams in SPI chapter 0x0 0 r/w SPI_ON 0 = SPI Module switched off (power saving). Everything is reset except SPI_CTRL_REG0 and SPI_CTRL_REG1. When this bit is cleared the SPI will remain active in master mode until the shift register and holding register are both empty. 1 = SPI Module switched on. Should only be set after all con- trol bits have their desired values. So two writes are needed! 0x0 Table 124: SPI_CTRL_REG (0x50001200) Bit Mode Symbol Description Reset Table 125: SPI_RX_TX_REG0 (0x50001202) Bit Mode Symbol Description Reset 15:0 r0/w SPI_DATA0 Write: SPI_TX_REG0 output register 0 (TX-FIFO) Read: SPI_RX_REG0 input register 0 (RX-FIFO) In 8 or 9 bits mode bits 15 to 8 are not used, they contain old data. 0x0 Table 126: SPI_RX_TX_REG1 (0x50001204) Bit Mode Symbol Description Reset 15:0 r0/w SPI_DATA1 Write: SPI_TX_REG1 output register 1 (MSB's of TX-FIFO) Read: SPI_RX_REG1 input register 1 (MSB's of RX-FIFO) In 8 or 9 or 16 bits mode bits this register is not used. 0x0 Table 127: SPI_CLEAR_INT_REG (0x50001206) Bit Mode Symbol Description Reset 15:0 r0/w SPI_CLEAR_INT Writing any value to this register will clear the SPI_CTRL_REG[SPI_INT_BIT] Reading returns 0. 0x0 Table 128: SPI_CTRL_REG1 (0x50001208) Bit Mode Symbol Description Reset 15:5 - - Reserved 0x0 4 r/w SPI_9BIT_VAL Determines the value of the first bit in 9 bits SPI mode. 0x0 |
Similar Part No. - DA14582_16 |
|
Similar Description - DA14582_16 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
