Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

LMX2335 Datasheet(PDF) 11 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. LMX2335
Description  PLLatinum™ Dual Frequency Synthesizer for RF Personal Communications
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LMX2335 Datasheet(HTML) 11 Page - National Semiconductor (TI)

Back Button LMX2335 Datasheet HTML 7Page - National Semiconductor (TI) LMX2335 Datasheet HTML 8Page - National Semiconductor (TI) LMX2335 Datasheet HTML 9Page - National Semiconductor (TI) LMX2335 Datasheet HTML 10Page - National Semiconductor (TI) LMX2335 Datasheet HTML 11Page - National Semiconductor (TI) LMX2335 Datasheet HTML 12Page - National Semiconductor (TI) LMX2335 Datasheet HTML 13Page - National Semiconductor (TI) LMX2335 Datasheet HTML 14Page - National Semiconductor (TI) LMX2335 Datasheet HTML 15Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
Functional Description (Continued)
Note 9: When the FoLD output is disabled it is actively pulled to a low logic state.
Note 10: Lock detect output provided to indicate when the VCO frequency is in “lock”. When the loop is locked and a lock detect mode is selected, the pins output
is HIGH, with narrow pulses LOW. In the RF1/RF2 lock detect mode a locked condition is indicated when RF2 and RF1 are both locked.
Note 11: The Fastlock mode utilized the FoLD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock
occurs whenever the RF loop’s Icpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).
Note 12: The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits the N counter resumes counting in “close”
alignment with the R counter. (The maximum error is one prescaler cycle). If the Reset bits are activated the R counter is also forced to Reset, allowing smooth ac-
quisition upon powering up.
Notes: Parenthesis data indicates programmable reference divider data.
Data shifted into register on clock rising edge.
Data is shifted in MSB first.
Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around VCC/2. The test waveform has an edge rate of 0.6V/ns with
amplitudes of 2.2V @ VCC = 2.7V and 2.6V @ VCC = 5.5V.
Notes: Phase difference detection range: −2
π to +2π
The minimum width pump up and pump down current pulses occur at the Do pin when the loop is locked.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn