Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LMX2306 Datasheet(PDF) 10 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. LMX2306
Description  PLLatinum™ Low Power Frequency Synthesizer for RF Personal Communications
Download  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo 

LMX2306 Datasheet(HTML) 10 Page - National Semiconductor (TI)

Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
1.0 Functional Description (Continued)
1.3.1 POWERDOWN OPERATION
Bits F[2] and F[18] provide programmable powerdown modes when the CE pin is HIGH. When CE is LOW, the part is always im-
mediately disabled regardless of powerdown bit status. Refer to
Table 3.
Synchronous and asynchronous powerdown modes are both available by MICROWIRE selection. Synchronous powerdown oc-
curs if the F[18] bit (Powerdown Mode) is HIGH when F[2] bit (Powerdown) becomes HIGH. Asynchronous powerdown occurs
if the F[18] bit is LOW when its F[2] bit becomes HIGH.
In the synchronous powerdown mode (F[18] = HIGH), the powerdown function is gated by the charge pump to prevent unwanted
frequency jumps. Once the powerdown program bit F[2] is loaded, the part will go into powerdown mode after the first successive
charge pump event.
In the asynchronous powerdown mode (F[18] = LOW), the device powers down immediately after latching LOW data into bit F[2].
The device returns to an actively powered up condition in either synchronous or asynchronous mode immediately upon LE latch-
ing LOW data into bit F[2].
Activation of a powerdown condition in either synchronous or asynchronous mode including CE pin activated powerdown has the
following effects:
Removes all active DC current paths.
Forces the R, N, and timeout counters to their load state
conditions.
Will TRI-STATE the charge pump.
Resets the digital lock detect circuitry.
Debiases the f
IN input to a high impedance state.
Disables the oscillator input buffer circuitry.
The MICROWIRE control register remains active and ca-
pable of loading the data.
TABLE 3. Power Down Truth Table
CE(Pin 10)
F[2]
F[18]
Mode
LOW
X
X
Asynchronous Power Down
HIGH
0
X
Normal Operation
HIGH
1
0
Asynchronous Power Down
HIGH
1
1
Synchronous Power Down
TABLE 4. The Fo/LD (pin 14) Output Truth Table
F[3]
F[4]
F[5]
Fo/LD Output State
0
0
0
TRI-STATE
0
0
1
R Divider Output (fr)
0
1
0
N Divider Output (fp)
0
1
1
Serial Data Output
1
0
0
Digital Lock Detect (See 1.3.2 LOCK DETECT OUTPUT Section)
1
0
1
n Channel Open Drain Lock Detect (See 1.3.2 LOCK DETECT OUTPUT
Section)
1
1
0
Active HIGH
1
1
1
Active LOW
www.national.com
10


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn