Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LMX2301 Datasheet(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. LMX2301
Description  PLLatinumTM 160 MHz Frequency Synthesizer for RF Personal Communications
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo 

LMX2301 Datasheet(HTML) 2 Page - National Semiconductor (TI)

 
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
Connection Diagram
LMX2301
TLW12458 – 2
20-Lead (0173 Wide) Thin Shrink
Small Outline Package (TM)
Order Number LMX2301TM or LMX2301TMX
See NS Package Number MTC20
Pin Descriptions
Pin No
Pin Name
IO
Description
1
OSCIN
I
Oscillator input A CMOS inverting gate input intended for connection to a crystal resonator for
operation as an oscillator The input has a VCC 2 input threshold and can be driven from an
external CMOS or TTL logic gate May also be from a reference oscillator
3
OSCOUT
O
Oscillator output
4VP
Power supply for charge pump Must be t VCC
5VCC
Power supply voltage input Input may range from 27V to 55V Bypass capacitors should be
placed as close as possible to this pin and be connected directly to the ground plane
6Do
O
Internal charge pump output For connection to a loop filter for driving the input of an external
VCO
7
GND
Ground
8
LD
O
Lock detect Output provided to indicate when the VCO frequency is in ‘‘lock’’ When the loop is
locked the pin’s output is HIGH with narrow low pulses
10
fIN
I
RF buffer input Small signal input from the VCO
11
CLOCK
I
High impedance CMOS Clock input Data is clocked in on the rising edge into the various
counters and registers
13
DATA
I
Binary serial data input Data entered MSB first LSB is control bit High impedance CMOS input
14
LE
I
Load enable input (with internal pull-up resistor) When LE transitions HIGH data stored in the
shift registers is loaded into the appropriate latch (control bit dependent) Clock must be low
when LE toggles high or low See Serial Data Input Timing Diagram
15
FC
I
Phase control select (with internal pull-up resistor) When FC is LOW the polarity of the phase
comparator and charge pump combination is reversed
16
BISW
O
Analog switch output When LE is HIGH the analog switch is ON routing the internal charge
pump output through BISW (as well as through Do)
17
fOUT
O
Monitor pin of phase comparator input CMOS output
18
wp
O
Output for external charge pump wp is an open drain N-channel transistor and requires a pull-up
resistor
19
PWDN
I
Power Down (with internal pull-up resistor)
PWDN e HIGH for normal operation
PWDN e LOW for power saving
Power down function is gated by the return of the charge pump to a TRI-STATE condition
20
wr
O
Output for external charge pump wr is a CMOS logic output
2912
NC
No connect
http
www nationalcom
2


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn