Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C43642AV Datasheet(PDF) 3 Page - Cypress Semiconductor

Part # CY7C43642AV
Description  3.3V 1K/4K/16K x36 x2 Bidirectional Synchronous FIFO
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C43642AV Datasheet(HTML) 3 Page - Cypress Semiconductor

  CY7C43642AV Datasheet HTML 1Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 2Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 3Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 4Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 5Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 6Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 7Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 8Page - Cypress Semiconductor CY7C43642AV Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 30 page
background image
CY7C43642AV
CY7C43662AV
CY7C43682AV
Document #: 38-06020 Rev. *C
Page 3 of 30
Functional Description
The CY7C436X2AV is a monolithic, high-speed, low-power,
CMOS Bidirectional Synchronous FIFO memory that supports
clock frequencies up to 133 MHz and has Read access times
as fast as 6 ns. Two independent 1K/4K/16K × 36 dual-port
SRAM FIFOs on board each chip buffer data in opposite direc-
tions.
The CY7C436X2AV is a synchronous (clocked) FIFO,
meaning that each port employs a synchronous interface. All
data transfers through a port are gated to the LOW-to-HIGH
transition of a port clock by enable signals. The clocks for each
port are independent of one another and can be asynchronous
or coincident. The enables for each port are arranged to
provide a simple bidirectional interface between micropro-
cessors and/or buses with synchronous control.
Communication between each port may bypass the FIFOs via
two mailbox registers. The mailbox registers’ width matches
the selected Port B bus width. Each mailbox register has a flag
(MBF1 and MBF2) to signal when new mail has been stored.
Master Reset initializes the Read and Write pointers to the first
location of the memory array, and selects parallel flag
programming, or one of the three possible default flag offset
settings, 8, 16, or 64. Each FIFO has its own independent
Master Reset pin, MRST1 and MRST2.
The CY7C436X2AV has two modes of operation. In CY
Standard mode, the first word written to an empty FIFO is
deposited into the memory array. A Read operation is required
to access that word (along with all other words residing in
memory). In the First-Word Fall-Through mode (FWFT), the
first word (36-bit wide) written to an empty FIFO appears
automatically on the outputs, no Read operation required
(nevertheless, accessing subsequent words does necessitate
a formal Read request). The state of the FWFT/STAN pin
during FIFO operation determines the mode in use.
Each FIFO has a combined Empty/Output Ready flag
(EFA/ORA and EFB/ORB) and a combined Full/Input Ready
flag (FFA/IRA and FFB/IRB). The EF and FF functions are
selected in the CY Standard mode. EF indicates whether the
memory is full or not. FF indicates whether the FIFO is full. The
IR and OR functions are selected in the First- Word
Fall-Through mode. IR indicates whether or not the FIFO has
available memory locations. OR shows whether the FIFO has
data available for reading or not. It marks the presence of valid
data on the outputs.
Each FIFO has a programmable Almost Empty flag (AEA and
AEB) and a programmable Almost Full flag (AFA and AFB).
AEA and AEB indicate when a selected number of words
written to FIFO memory achieve a predetermined “almost
empty state.” AFA and AFB indicate when a selected number
of words written to the memory achieves a predetermined
“almost full state.”[1]
FFA/IRA, FFB/IRB, AFA, and AFB are synchronized to the port
clock that writes data into its array. EFA/ORA, EFB/ORB, AEA,
and AEB are synchronized to the port clock that reads data
from its array. Programmable offset for AEA, AEB, AFA, and
AFB are loaded in parallel using Port A. Three default offset
settings are also provided. The AEA and AEB threshold can
be set at 8, 16, or 64 locations from the empty boundary and
AFA and AFB threshold can be set at 8, 16, or 64 locations
from the full boundary. All these choices are made using the
FS0 and FS1 inputs during Master Reset.
Two or more devices may be used in parallel to create wider
data paths.
The CY7C436X2AV FIFOs are characterized for operation
from 0°C – 70°C commercial, and from –40°C – 85°C indus-
trial. Input ESD protection is greater than 2001V, and latch-up
is prevented by the use of guard rings.
Pin Definitions
Signal Name
Description
I/O
Function
A0–35
Port A Data
I/O 36-bit bidirectional data port for side A.
AEA
Port A Almost
Empty Flag
O
Programmable Almost Empty flag synchronized to CLKA. It is LOW when the
number of words in FIFO2 is less than or equal to the value in the Almost Empty A offset
register, X2.[1]
AEB
Port B Almost
Empty Flag
O
Programmable Almost Empty flag synchronized to CLKB. It is LOW when the
number of words in FIFO1 is less than or equal to the value in the Almost Empty B offset
register, X1.[1]
AFA
Port A Almost
Full Flag
O
Programmable Almost Full flag synchronized to CLKA. It is LOW when the number
of empty locations in FIFO1 is less than or equal to the value in the Almost Full A offset
register, Y1.[1]
AFB
Port B Almost
Full Flag
O
Programmable Almost Full flag synchronized to CLKB. It is LOW when the number
of empty locations in FIFO2 is less than or equal to the value in the Almost Full B offset
register, Y2.[1]
B0–35
Port B Data
I/O 36-bit bidirectional data port for side B.
FWFT/STAN
First-Word
Fall-Through /
CY Standard
Select
I
During Master Reset. A HIGH on FWFT selects CY Standard mode, a LOW selects
First -Word Fall-Through mode. Once the timing mode has been selected, the level on
FWFT/STAN must be static throughout device operation.
Note:
1.
When FIFO is operated at the almost empty/full boundary, there may be an uncertainty of up to two clock cycles for flag deassertion, but the flag will always
be asserted exactly when the FIFO content reaches the programmed value. Use the assertion edge for trigger if flag accuracy is required. Refer to the Cypress
application note entitled “Designing with CY7C436xx Synchronous FIFOs” for more details on flag uncertainties.


Similar Part No. - CY7C43642AV

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C43642 CYPRESS-CY7C43642 Datasheet
474Kb / 30P
   1K/4K/16K x36 x2 Bidirectional Synchronous FIFO
CY7C43642-10AC CYPRESS-CY7C43642-10AC Datasheet
474Kb / 30P
   1K/4K/16K x36 x2 Bidirectional Synchronous FIFO
CY7C43642-15AC CYPRESS-CY7C43642-15AC Datasheet
474Kb / 30P
   1K/4K/16K x36 x2 Bidirectional Synchronous FIFO
CY7C43642-7AC CYPRESS-CY7C43642-7AC Datasheet
474Kb / 30P
   1K/4K/16K x36 x2 Bidirectional Synchronous FIFO
More results

Similar Description - CY7C43642AV

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C43642 CYPRESS-CY7C43642 Datasheet
474Kb / 30P
   1K/4K/16K x36 x2 Bidirectional Synchronous FIFO
CY7C43644AV CYPRESS-CY7C43644AV Datasheet
653Kb / 37P
   3.3V 1K/4K/16K x36 x2 Bidirectional Synchronous FIFO with Bus Matching
CY7C43644 CYPRESS-CY7C43644 Datasheet
651Kb / 39P
   1K/4K x36 x2 Bidirectional Synchronous FIFO with Bus Matching
CY7C43646 CYPRESS-CY7C43646 Datasheet
640Kb / 39P
   1K/4K/16K x36/x18/x2 Tri Bus FIFO
CY7C43663AV CYPRESS-CY7C43663AV Datasheet
481Kb / 28P
   3.3V 1K/4K/16K x36 Unidirectional Synchronous FIFO with Bus Matching
CY7C43643 CYPRESS-CY7C43643 Datasheet
487Kb / 29P
   1K/4K/16K x36 Unidirectional Synchronous FIFO with Bus Matching
CY7C43646AV CYPRESS-CY7C43646AV Datasheet
644Kb / 40P
   3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO
logo
Catalyst Semiconductor
CAT24WC01 CATALYST-CAT24WC01 Datasheet
45Kb / 9P
   1K/2K/4K/8K/16K-Bit Serial E2PROM
CAT24C08 CATALYST-CAT24C08 Datasheet
310Kb / 8P
   1K/2K/4K/8K/16K-Bit Serial E2PROM
CAT24WC01 CATALYST-CAT24WC01_05 Datasheet
505Kb / 14P
   1K/2K/4K/8K/16K-Bit Serial EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com