Electronic Components Datasheet Search |
|
MC9328MX21CVM Datasheet(PDF) 7 Page - Motorola, Inc |
|
MC9328MX21CVM Datasheet(HTML) 7 Page - Motorola, Inc |
7 / 106 page Signal Descriptions MC9328MX21 Product Preview, Rev. 1.1 Freescale Semiconductor 7 Clocks and Resets EXTAL26M Crystal input (26MHz), or a 16 MHz to 32 MHz oscillator (or square-wave) input when internal oscillator circuit is shut down. XTAL26M Oscillator output to external crystal EXTAL32K 32 kHz crystal input XTAL32K Oscillator output to 32 kHz crystal CLKO Clock Out signal selected from internal clock signals. Please refer to clock controller for internal clock selection. EXT_48M This is a special factory test signal. To ensure proper operation, connect this signal to ground. EXT_266M This is a special factory test signal. To ensure proper operation, connect this signal to ground. RESET_IN Master Reset—External active low Schmitt trigger input signal. When this signal goes active, all modules (except the reset module, SDRAMC module, and the clock control module) are reset. RESET_OUT Reset Out—Internal active low output signal from the Watchdog Timer module and is asserted from the following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out. POR Power On Reset—Active low Schmitt trigger input signal. The POR signal is normally generated by an external RC circuit designed to detect a power-up event. CLKMODE[1:0] These are special factory test signals. To ensure proper operation, leave these signals as no connects. OSC26M_TEST This is a special factory test signal. To ensure proper operation, leave this signal as a no connect. TEST_WB[2:0] These are special factory test signals. However, these signals are also multiplexed with GPIO PORT E as well as alternate keypad signals. If not utilizing these signals for GPIO functionality or for it’s other multiplexed function, then configure as GPIO input with pull up enabled, and leave as a no connect. TEST_WB[4:3] These are special factory test signals. To ensure proper operation, leave these signals as no connects. WKGD Battery indicator input used to qualify the walk-up process. Also multiplexed with TIN. JTAG TRST Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller. TDO Serial Output for test instructions and data. Changes on the falling edge of TCK. TDI Serial Input for test instructions and data. Sampled on the rising edge of TCK. TCK Test Clock to synchronize test logic and control register access through the JTAG port. TMS Test Mode Select to sequence the JTAG test controller’s state machine. Sampled on the rising edge of TCK. JTAG_CTRL JTAG Controller select signal—JTAG_CTRL is sampled during the rising edge of TRST. Must be pulled to logic high for proper JTAG interface to debugger. Pulling JTAG_CRTL low is for internal test purposes only. RTCK JTAG Return Clock used to enhance stability of JTAG debug interface devices. This signal is multiplexed with OWIRE, hence utilizing OWIRE will render RTCK unusable and vice versa. Table 2. i.MX21 Signal Descriptions (Continued) Signal Name Function/Notes |
Similar Part No. - MC9328MX21CVM |
|
Similar Description - MC9328MX21CVM |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |