Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MC68EN302 Datasheet(PDF) 2 Page - Motorola, Inc

Part No. MC68EN302
Description  Integrated Multiprotocol Processor with Ethernet
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo 

MC68EN302 Datasheet(HTML) 2 Page - Motorola, Inc

   
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
2
MC68EN302 PRODUCT INFORMATION
MOTOROLA
FEATURE LIST
The following features are incorporated into the MC68EN302 device:
• Full Complement of Existing Three SCC’s Plus Ethernet Channel
• Ethernet Channel Fully Compliant with IEEE 802.3 Specification.
• Supports Data Rates up to 10 Mbps.
• Supports the “68302” Style Programming Model.
• On-Chip Descriptors Lower Processor Bus Bandwidth Requirements.
• Separate 128 Byte FIFOs for Transmit and Receive.
• Automatic Internal Retransmission (which Frees the Processor Bus).
• Automatic Internal Flushing of Receive FIFO During Collisions (which Frees the Processor Bus).
• Dynamic Bus Sizing Support for 8-Bit Devices
• Glueless Dynamic RAM Controller without External Bus Master
• Address Muxing Support for External Bus Masters Using DRAM Controller
• Fully IEEE 1149.1 JTAG Compliant
• 144 TQFP Package for Up to 25 MHz
ETHERNET CONTROLLER
The Ethernet controller consists of a Ethernet protocol core, transmit and receive FIFOs, and a 16-bit wide
data/control interface to a 68000 bus (refer to Figure 2). The Ethernet protocol core (EPC) provides
compatibility with the IEEE 802.3 Ethernet standard. The transmit and receive FIFOs allow automatic handling
of collisions and collision fragments by the EPC, and they also provide for bus latency that can be encountered
by the DMA channels. Separate DMA channels are used for transmit and receive data paths. A dual-port RAM
is used for the on-chip buffer descriptors. A buffer descriptor control (BDC) block updates the buffer
descriptors. Control status registers are used for direct control of all of the blocks in the Ethernet controller.
ETHERNET FEATURES
• Does Not Affect Performance of Existing SCCs
• 802.3 MAC Layer Support
• Compatible with 68160 EEST (Twisted Pair/AUI)
• Two Dedicated Ethernet DMA channels, Transmit and Receive
• Full-Duplex (Switched) Ethernet Support
• Up to 10 Mb/s Operation (20 Mb/s Full-Duplex)
• 128-Byte FIFO on both Transmit and Receive
• No CPU or Bus Overhead Required on Rx or Tx Frame Collisions
• 64 entry CAM with Hash Option
• 128 internal Buffer Descriptors
• Performs Framing Functions
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn