Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MX7705 Datasheet(PDF) 24 Page - Maxim Integrated Products

Part No. MX7705
Description  16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MX7705 Datasheet(HTML) 24 Page - Maxim Integrated Products

Back Button MX7705 Datasheet HTML 20Page - Maxim Integrated Products MX7705 Datasheet HTML 21Page - Maxim Integrated Products MX7705 Datasheet HTML 22Page - Maxim Integrated Products MX7705 Datasheet HTML 23Page - Maxim Integrated Products MX7705 Datasheet HTML 24Page - Maxim Integrated Products MX7705 Datasheet HTML 25Page - Maxim Integrated Products MX7705 Datasheet HTML 26Page - Maxim Integrated Products MX7705 Datasheet HTML 27Page - Maxim Integrated Products MX7705 Datasheet HTML 28Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 34 page
background image
Set CLK = 0 for optimal performance if the external
clock frequency is 1MHz with CLKDIV = 0 or 2MHz with
CLKDIV = 1.
FS1, FS0: (Default = 0, 1) Filter-Selection Bits. These bits
determine the output data rate and the digital-filter cutoff
frequency. See Table 13 for FS1 and FS0 settings.
Recalibrate when the filter characteristics are changed.
Data Register
The data register is a 16-bit register that can be read
and written. Figure 9 shows how to read conversion
results using the data register. A write to the data regis-
ter is not required, but if the data register is written, the
device does not return to its normal state of waiting for
a write to the communications register until all 16 bits
have been written. The 16-bit data word written to the
data register is ignored.
The data from the data register is read through DOUT.
DOUT changes on the falling edge of SCLK and is valid
on the rising edge of SCLK. The data register format is
16-bit straight binary for unipolar mode with zero scale
equal to 0x0000, and offset binary for bipolar mode
with zero scale equal to 0x1000.
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADC
24
______________________________________________________________________________________
Table 10. Operating-Mode Selection
MD1
MD0
OPERATING MODE
0
0
Normal Mode. Use this mode to perform normal conversions on the selected analog input channel.
01
Self-Calibration Mode. This mode performs self-calibration on the selected channel determined from CH0 and
CH1 selection bits in the communications register (Table 6). Upon completion of self-calibration, the device
returns to normal mode with MD0, MD1 returning to 0, 0. The DRDY output bit goes high when self-calibration is
requested and returns low when the calibration is complete and a new data word is in the data register. Self-
calibration performs an internal zero-scale and full-scale calibration. The analog inputs of the device are shorted
together internally during zero-scale calibration and connected to an internally generated (VREF / selected gain)
voltage during full-scale calibration. The offset and gain registers for the selected channel are automatically
updated with the calibration data.
10
Zero-Scale System-Calibration Mode. This mode performs zero-scale calibration on the selected channel
determined from CH0 and CH1 selection bits in the communications register (Table 6). The DRDY output bit
goes high when calibration is requested and returns low when the calibration is complete and a new data word
is in the data register. Performing zero-scale calibration compensates for any DC offset voltage present in the
ADC and system. Ensure that the analog input voltage is stable within 1/2 LSB for the duration of the calibration
sequence. The offset register for the selected channel is updated with the zero-scale system-calibration data.
Upon completion of calibration, the device returns to normal mode with MD0, MD1 returning to 0, 0.
11
Full-Scale System-Calibration Mode. This mode performs full-scale system calibration on the selected channel
determined by the CH0 and CH1 selection bits in the communications register. This calibration assigns a full-
scale output code to the voltage present on the selected channel. Ensure that the analog input voltage is stable
within 1/2 LSB for the duration of the calibration sequence. The DRDY output bit goes high during calibration
and returns low when the calibration is complete and a new data word is in the data register. The gain register
for the selected channel is updated with the full-scale system-calibration data. Upon completion of calibration,
the device returns to normal mode with MD0, MD1 returning to 0, 0.
Table 11. PGA Gain Selection
G2
G1
G0
PGA GAIN
00
0
1
00
1
2
01
0
4
01
1
8
10
0
16
10
1
32
11
0
64
1
1
1
128


Similar Part No. - MX7705

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MX7705 MAXIM-MX7705 Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
MX7705 MAXIM-MX7705 Datasheet
528Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 4; 2/10
MX7705EPE MAXIM-MX7705EPE Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
MX7705EPE++ MAXIM-MX7705EPE+ Datasheet
465Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
2015
MX7705EUE MAXIM-MX7705EUE Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
More results

Similar Description - MX7705

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MX7705 MAXIM-MX7705_10 Datasheet
528Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 4; 2/10
MX7705 MAXIM-MX7705_V01 Datasheet
465Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
2015
MX7705 MAXIM-MX7705_09 Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
Analog Devices
Analog Devices
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
AD7787 AD-AD7787 Datasheet
326Kb / 20P
   Low Power, 2-Channel 24-Bit Sigma-Delta ADC
REV. 0
AD7787 AD-AD7787_13 Datasheet
307Kb / 20P
   Low Power, 2-Channel 24-Bit Sigma-Delta ADC
REV. A
AD7715 AD-AD7715_17 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7787 AD-AD7787_15 Datasheet
307Kb / 20P
   Low Power, 2-Channel 24-Bit Sigma-Delta ADC
REV. A
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz