Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MX7705 Datasheet(PDF) 22 Page - Maxim Integrated Products

Part No. MX7705
Description  16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MX7705 Datasheet(HTML) 22 Page - Maxim Integrated Products

Back Button MX7705 Datasheet HTML 18Page - Maxim Integrated Products MX7705 Datasheet HTML 19Page - Maxim Integrated Products MX7705 Datasheet HTML 20Page - Maxim Integrated Products MX7705 Datasheet HTML 21Page - Maxim Integrated Products MX7705 Datasheet HTML 22Page - Maxim Integrated Products MX7705 Datasheet HTML 23Page - Maxim Integrated Products MX7705 Datasheet HTML 24Page - Maxim Integrated Products MX7705 Datasheet HTML 25Page - Maxim Integrated Products MX7705 Datasheet HTML 26Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 34 page
background image
Communications Register
The byte-wide communications register is bidirectional
so it can be written and read. The byte written to the
communications register indicates the next read or write
operation on the selected register, the power-down
mode, and the analog input channel (Table 6). The
DRDY bit indicates the conversion status.
0/DRDY: (Default = 0) Communication-Start/Data-Ready
Bit. Write a 0 to the 0/DRDY bit to start a write operation to
the communications register. If 0/DRDY = 1, then the
device waits until a 0 is written to 0/DRDY before continu-
ing to load the remaining bits. For a read operation, the
0/DRDY bit shows the status of the conversion. The
DRDY bit returns a 0 if the conversion is complete and
the data is ready. DRDY returns a 1 if the new data has
been read and the next conversion is not yet complete. It
has the same value as the DRDY output pin.
RS2, RS1, RS0: (Default = 0, 0, 0) Register-Select Bits.
RS0, RS1, and RS2 select the next register to be
accessed as shown in Table 7.
R/W: (Default = 0) Read-/Write-Select Bit. Use this bit to
select if the next register access is a read or a write
operation. Set R/W = 0 to select a write operation or set
R/W = 1 for a read operation on the selected register.
PD: (Default = 0) Power-Down Control Bit. Set PD = 1
to initiate power-down mode. Set PD = 0 to take the
device out of power-down mode. If CLKDIS = 0, CLKOUT
remains active during power-down mode to provide a
clock source for other devices in the system.
CH0, CH1: (Default = 0, 0) Channel-Select Bit. Write to
the CH0 and CH1 bits to select the conversion channel or
to access the calibration data shown in Table 8. The cali-
bration coefficients of a particular channel are stored in
one of the three offset and gain-register pairs in Table 8.
Set CH1 = 1 and CH0 = 0 to evaluate the noise perfor-
mance of the part without external noise sources. In this
noise evaluation mode, connect AIN1- to an external volt-
age within the allowable common-mode range.
Setup Register
The byte-wide setup register is bidirectional, so it can
be written and read. The byte written to the setup regis-
ter sets the calibration modes, PGA gain, unipolar/bipo-
lar mode, buffer enable, and conversion start (Table 9).
MD1, MD0: (Default = 0, 0) Mode-Select Bits. See
Table 10 for normal operating mode, self-calibration,
zero-scale calibration, or full-scale calibration-mode
selection.
G2, G1, G0: (Default = 0, 0, 0) Gain-Selection Bits. See
Table 11 for PGA gain settings.
B/U: (Default = 0) Bipolar/Unipolar Mode Selection. Set
B/U = 0 to select bipolar mode. Set B/U = 1 to select
unipolar mode.
BUF: (Default = 0) Buffer-Enable Bit. For unbuffered
mode, disable the internal buffer of the MX7705 to reduce
power consumption by writing a 0 to the BUF bit. Write a
1 to this bit to enable the buffer. Use the internal buffer
when acquiring high source-impedance input signals.
FSYNC:
(Default
=
1)
Filter-Synchronization/
Conversion-Start Bit. Set FSYNC = 0 to begin calibration
or conversion. The MX7705 performs free-running con-
versions while FSYNC = 0. Set FSYNC = 1 to stop con-
verting data and to hold the nodes of the digital filter, the
filter-control logic, the calibration-control logic, and the
analog modulator in a reset state. The DRDY output does
not reset high if it is low (indicating that valid data has not
yet been read from the data register) when FSYNC goes
high. To clear the DRDY output, read the data register.
Clock Register
The byte-wide clock register is bidirectional, so it can
be written and read. The byte written to the setup regis-
ter sets the clock, filter first-notch frequency, and the
output data rate (Table 12).
MXID: (Default = 1) Maxim-Identifier Bit. This is a read-
only bit. Values written to this bit are ignored.
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADC
22
______________________________________________________________________________________
SETUP REGISTER (8 BITS)
RS2 RS1 RS0
CLOCK REGISTER (8 BITS)
DATA REGISTER (16 BITS)
TEST REGISTER (8 BITS)*
OFFSET REGISTER (24 BITS)
GAIN REGISTER (24 BITS)
COMMUNICATIONS REGISTER
REGISTER
SELECT
DECODER
DIN
DOUT
*THE TEST REGISTER IS USED FOR FACTORY TESTING ONLY.
Figure 10. Register Summary


Similar Part No. - MX7705

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MX7705 MAXIM-MX7705 Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
MX7705 MAXIM-MX7705 Datasheet
528Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 4; 2/10
MX7705EPE MAXIM-MX7705EPE Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
MX7705EPE++ MAXIM-MX7705EPE+ Datasheet
465Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
2015
MX7705EUE MAXIM-MX7705EUE Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
More results

Similar Description - MX7705

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MX7705 MAXIM-MX7705_10 Datasheet
528Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 4; 2/10
MX7705 MAXIM-MX7705_V01 Datasheet
465Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
2015
MX7705 MAXIM-MX7705_09 Datasheet
405Kb / 33P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
Rev 3; 6/09
Analog Devices
Analog Devices
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
AD7787 AD-AD7787 Datasheet
326Kb / 20P
   Low Power, 2-Channel 24-Bit Sigma-Delta ADC
REV. 0
AD7787 AD-AD7787_13 Datasheet
307Kb / 20P
   Low Power, 2-Channel 24-Bit Sigma-Delta ADC
REV. A
AD7715 AD-AD7715_17 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7787 AD-AD7787_15 Datasheet
307Kb / 20P
   Low Power, 2-Channel 24-Bit Sigma-Delta ADC
REV. A
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz