Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT71V3557SA85BQGI Datasheet(PDF) 1 Page - Integrated Device Technology

Part # IDT71V3557SA85BQGI
Description  Synchronous ZBT SRAMs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT71V3557SA85BQGI Datasheet(HTML) 1 Page - Integrated Device Technology

  IDT71V3557SA85BQGI Datasheet HTML 1Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 2Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 3Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 4Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 5Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 6Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 7Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 8Page - Integrated Device Technology IDT71V3557SA85BQGI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 28 page
background image
FEBRUARY 2009
DSC-5282/09
1
©2009 Integrated Device Technology, Inc.
128K x 36, 256K x 18,
3.3V Synchronous ZBT™ SRAMs
3.3V I/O, Burst Counter,
Flow-Through Outputs
Pin Description Summary
it read or write.
The IDT71V3557/59 contain address, data-in and control signal
registers.Theoutputsareflow-through(nooutputdataregister).Output
enable is the only asynchronous signal and can be used to disable the
outputsatanygiventime.
A Clock Enable (CEN) pin allows operation of the IDT71V3557/59
to be suspended as long as necessary. All synchronous inputs are
ignored when (CEN) is high and the internal device registers will hold
their previous values.
Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser
todeselectthedevicewhendesired.Ifanyoneofthesethreeisnotasserted
when ADV/LD is low, no new memory operation can be
initiated. However, any pending data transfers (reads or writes) will
be completed. The data bus will tri-state one cycle after chip is de-
selectedorawriteisinitiated.
The IDT71V3557/59 have an on-chip burst counter. In the burst
mode, the IDT71V3557/59 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is
defined by the LBO input pin. The LBO pin selects between linear and
interleaved burst sequence. The ADV/LD signal is used to load a new
externaladdress(ADV/LD=LOW)orincrementtheinternalburstcounter
(ADV/LD = HIGH).
The IDT71V3557/59 SRAMs utilize IDT's latest high-performance
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm
100-pin thinplasticquadflatpack(TQFP)aswellasa119 ballgridarray
(BGA) and a 165 fine pitch ball grid array (fBGA).
Features
128K x 36, 256K x 18 memory configurations
Supports high performance system speed - 100 MHz
(7.5 ns Clock-to-Data Access)
ZBTTM Feature - No dead cycles between write and read
cycles
Internally synchronized output buffer enable eliminates
the need to control OE
Single R/W (READ/WRITE) control pin
4-word burst capability (Interleaved or linear)
Individual byte write (BW1 - BW4) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%), 3.3V (±5%) I/O Supply (VDDQ)
Optional Boundary Scan JTAG Interface (IEEE 1149.1
complaint)
Packaged in a JEDEC Standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine
pitch ball grid array (fBGA)
Description
TheIDT71V3557/59are3.3Vhigh-speed4,718,592-bit(4.5Mega-
bit) synchronous SRAMs organized as 128K x 36/256K x 18. They are
designed to eliminate dead bus cycles when turning the bus around
between reads and writes, or writes and reads. Thus they have been
given the name ZBTTM, or Zero Bus Turnaround.
AddressandcontrolsignalsareappliedtotheSRAMduringoneclock
cycle, and on the next clock cycle the associated data cycle occurs, be
A0-A17
Address Inputs
Input
Synchronous
CE1
, CE2, CE2
Chip Enables
Input
Synchronous
OE
Output Enable
Input
Asynchronous
R/W
Read/Write Signal
Input
Synchronous
CEN
Clock Enable
Input
Synchronous
BW1
, BW2, BW3, BW4
Individual Byte Write Selects
Input
Synchronous
CLK
Clock
Input
N/A
ADV/LD
Advance burst address / Load new address
Input
Synchronous
LBO
Linear / Interleaved Burst Order
Input
Static
TMS
Test Mode Select
Input
Synchronous
TDI
Test Data Input
Input
Synchronous
TCK
Test Clock
Input
N/A
TDO
Test Data Output
Output
Synchronous
TRST
JTAG Reset (Optional)
Input
Asynchronous
ZZ
Sleep Mode
Input
Synchronous
I/O0-I/O31, I/OP1-I/OP4
Data Input / Output
I/O
Synchronous
VDD, VDDQ
Core Power, I/O Power
Supply
Static
VSS
Ground
Supply
Static
5282 tbl 01
IDT71V3557S
IDT71V3559S
IDT71V3557SA
IDT71V3559SA


Similar Part No. - IDT71V3557SA85BQGI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT71V3557SA85BQ IDT-IDT71V3557SA85BQ Datasheet
996Kb / 28P
   128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs
IDT71V3557SA85BQI IDT-IDT71V3557SA85BQI Datasheet
996Kb / 28P
   128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs
More results

Similar Description - IDT71V3557SA85BQGI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT71T75602 IDT-IDT71T75602_12 Datasheet
1Mb / 23P
   Synchronous ZBT SRAMs
IDT71T75702 IDT-IDT71T75702_09 Datasheet
395Kb / 26P
   Synchronous ZBT SRAMs
IDT71V2556S IDT-IDT71V2556S_11 Datasheet
293Kb / 25P
   3.3V Synchronous ZBT SRAMs
IDT71V65603 IDT-IDT71V65603_08 Datasheet
368Kb / 26P
   3.3V Synchronous ZBT SRAMs
IDT71V3556S IDT-IDT71V3556S_15 Datasheet
489Kb / 25P
   3.3V Synchronous ZBT SRAMs
IDT71V65603 IDT-IDT71V65603 Datasheet
496Kb / 26P
   256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71V65903 IDT-IDT71V65903 Datasheet
504Kb / 26P
   256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71T75602 IDT-IDT71T75602_17 Datasheet
260Kb / 26P
   2.5V Synchronous ZBT SRAMs I/O, Burst Counter Pipelined Outputs
IDT71V65703 IDT-IDT71V65703_14 Datasheet
615Kb / 23P
   3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs
IDT71V2546S IDT-IDT71V2546S_11 Datasheet
733Kb / 21P
   3.3V Synchronous ZBT SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com