Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FDC37B777 Datasheet(PDF) 79 Page - SMSC Corporation

Part # FDC37B777
Description  ENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES
Download  196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37B777 Datasheet(HTML) 79 Page - SMSC Corporation

Back Button FDC37B777 Datasheet HTML 75Page - SMSC Corporation FDC37B777 Datasheet HTML 76Page - SMSC Corporation FDC37B777 Datasheet HTML 77Page - SMSC Corporation FDC37B777 Datasheet HTML 78Page - SMSC Corporation FDC37B777 Datasheet HTML 79Page - SMSC Corporation FDC37B777 Datasheet HTML 80Page - SMSC Corporation FDC37B777 Datasheet HTML 81Page - SMSC Corporation FDC37B777 Datasheet HTML 82Page - SMSC Corporation FDC37B777 Datasheet HTML 83Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 196 page
background image
79
NOTES ON SERIAL PORT OPERATION
FIFO MODE OPERATION:
GENERAL
The RCVR FIFO will hold up to 16 bytes
regardless of which trigger level is selected.
TX AND RX FIFO OPERATION
The Tx portion of the UART transmits data
through TXD as soon as the CPU loads a byte
into the Tx FIFO.
The UART will prevent
loads to the Tx FIFO if it currently holds 16
characters. Loading to the Tx FIFO will again
be enabled as soon as the next character is
transferred to the Tx shift register.
These
capabilities account for the largely autonomous
operation of the Tx.
The UART starts the above operations typically
with a Tx interrupt.
The chip issues a Tx
interrupt whenever the Tx FIFO is empty and the
Tx interrupt is enabled, except in the following
instance.
Assume that the Tx FIFO is empty
and the CPU starts to load it.
When the first
byte enters the FIFO the Tx FIFO empty
interrupt will transition from active to inactive.
Depending on the execution speed of the service
routine software, the UART may be able to
transfer this byte from the FIFO to the shift
register before the CPU loads another byte. If
this happens, the Tx FIFO will be empty again
and typically the UART's interrupt line would
transition to the active state. This could cause a
system with an interrupt control unit to record a
Tx FIFO empty condition, even though the CPU
is currently servicing that interrupt. Therefore,
after the first byte has been loaded into the
FIFO the UART will wait one serial character
transmission time before issuing a new Tx
FIFO empty interrupt. This one character Tx
interrupt
delay
will
remain
active
until at least two bytes have the Tx FIFO
empties after this condition, the Tx been
loaded into the FIFO, concurrently.
When
interrupt will be activated without a one
character delay.
Rx support functions and operation are quite
different
from
those
described
for
the
transmitter. The Rx FIFO receives data until the
number of bytes in the FIFO equals the selected
interrupt trigger level.
At that time if Rx
interrupts are enabled, the UART will issue an
interrupt to the CPU. The Rx FIFO will continue
to store bytes until it holds 16 of them. It will
not accept any more data when it is full. Any
more data entering the Rx shift register will set
the Overrun Error flag. Normally, the FIFO
depth and the programmable trigger levels will
give the CPU ample time to empty the Rx FIFO
before an overrun occurs.
One side-effect of having a Rx FIFO is that the
selected interrupt trigger level may be above the
data level in the FIFO. This could occur when
data at the end of the block contains fewer bytes
than the trigger level.
No interrupt would be
issued to the CPU and the data would remain in
the UART.
To prevent the software from
having to check for this situation the chip
incorporates a timeout interrupt.
The timeout interrupt is activated when there is
a least one byte in the Rx FIFO, and neither the
CPU nor the Rx shift register has accessed the
Rx FIFO within 4 character times of the last
byte. The timeout interrupt is cleared or reset
when the CPU reads the Rx FIFO or another
character enters it.
These FIFO related features allow optimization
of CPU/UART transactions and are especially
useful given the higher baud rate capability (256
kbaud).


Similar Part No. - FDC37B777

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
FDC37B727 SMSC-FDC37B727 Datasheet
1Mb / 244P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B727-NS SMSC-FDC37B727-NS Datasheet
822Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X Datasheet
1Mb / 244P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X Datasheet
831Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X_07 Datasheet
831Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
More results

Similar Description - FDC37B777

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
FDC37M707 SMSC-FDC37M707 Datasheet
810Kb / 194P
   SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37M707 SMSC-FDC37M707_07 Datasheet
690Kb / 194P
   Super I/O Controller with Wake-Up Features
logo
List of Unclassifed Man...
FDC37M70X ETC-FDC37M70X Datasheet
597Kb / 194P
   Enhanced Super I/O Controller with Wake-Up
logo
SMSC Corporation
FDC37M81 SMSC-FDC37M81 Datasheet
574Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37M81X SMSC-FDC37M81X Datasheet
693Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37B80X SMSC-FDC37B80X Datasheet
802Kb / 194P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
LPC47M112 SMSC-LPC47M112 Datasheet
1Mb / 208P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
logo
List of Unclassifed Man...
FDC37C67X ETC1-FDC37C67X Datasheet
531Kb / 194P
   Enhanced Super I/O Controller with Fast IR
logo
SMSC Corporation
37C672 SMSC-37C672 Datasheet
965Kb / 173P
   ENHANCED SUPER I/O CONTROLLER WITH FAST IR
LPC47M112-MC SMSC-LPC47M112-MC Datasheet
1Mb / 193P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com