Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FDC37B777 Datasheet(PDF) 34 Page - SMSC Corporation

Part # FDC37B777
Description  ENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES
Download  196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37B777 Datasheet(HTML) 34 Page - SMSC Corporation

Back Button FDC37B777 Datasheet HTML 30Page - SMSC Corporation FDC37B777 Datasheet HTML 31Page - SMSC Corporation FDC37B777 Datasheet HTML 32Page - SMSC Corporation FDC37B777 Datasheet HTML 33Page - SMSC Corporation FDC37B777 Datasheet HTML 34Page - SMSC Corporation FDC37B777 Datasheet HTML 35Page - SMSC Corporation FDC37B777 Datasheet HTML 36Page - SMSC Corporation FDC37B777 Datasheet HTML 37Page - SMSC Corporation FDC37B777 Datasheet HTML 38Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 196 page
background image
34
Execution Phase
All data transfers to or from the FDC occur
during the execution phase, which can proceed
in DMA or non-DMA mode as indicated in the
Specify command.
After a reset, the FIFO is disabled. Each data
byte is transferred by an FINT or FDRQ
depending on the DMA mode.
The Configure
command can enable the FIFO and set the
FIFO threshold value.
The following paragraphs detail the operation of
the FIFO flow control.
In these descriptions,
<threshold> is defined as the number of bytes
available to the FDC when service is requested
from the host and ranges from 1 to 16.
The
parameter FIFOTHR, which the user programs,
is one less and ranges from 0 to 15.
A low threshold value (i.e. 2) results in longer
periods of time between service requests, but
requires faster servicing of the request for both
read and write cases. The host reads (writes)
from (to) the FIFO until empty (full), then the
transfer request goes inactive. The host must
be very responsive to the service request. This
is the desired case for use with a "fast" system.
A high value of threshold (i.e. 12) is used with a
"sluggish" system by affording a long latency
period after a service request, but results in
more frequent service requests.
Non-DMA Mode - Transfers from the FIFO to
the Host
The FINT pin and RQM bits in the Main Status
Register are activated when the FIFO contains
(16-<threshold>) bytes or the last bytes of a full
sector have been placed in the FIFO. The FINT
pin can be used for interrupt-driven systems,
and RQM can be used for polled systems. The
host must respond to the request by reading
data from the FIFO. This process is repeated
until the last byte is transferred out of the FIFO.
The FDC will deactivate the FINT pin and RQM
bit when the FIFO becomes empty.
Non-DMA Mode - Transfers from the Host to the
FIFO
The FINT pin and RQM bit in the Main Status
Register
are
activated
upon
entering
the
execution phase of data transfer commands.
The host must respond to the request by writing
data into the FIFO. The FINT pin and RQM bit
remain true until the FIFO becomes full. They
are
set
true
again
when
the
FIFO
has
<threshold> bytes remaining in the FIFO. The
FINT pin will also be deactivated if TC and
nDACK both go inactive. The FDC enters the
result phase after the last byte is taken by the
FDC from the FIFO (i.e. FIFO empty condition).
DMA Mode - Transfers from the FIFO to the
Host
The FDC activates the DDRQ pin when the
FIFO contains (16 - <threshold>) bytes, or the
last byte of a full sector transfer has been
placed in the FIFO. The DMA controller must
respond to the request by reading data from the
FIFO. The FDC will deactivate the DDRQ pin
when the FIFO becomes empty.
FDRQ goes
inactive after nDACK goes active for the last
byte of a data transfer (or on the active edge of
nIOR, on the last byte, if no edge is present on
nDACK). A data underrun may occur if FDRQ
is not removed in time to prevent an unwanted
cycle.
DMA Mode - Transfers from the Host to the
FIFO.
The FDC activates the FDRQ pin when entering
the
execution
phase
of
the
data
transfer
commands. The DMA controller must respond
by activating the nDACK and nIOW pins and
placing data in the FIFO. FDRQ remains active
until the FIFO becomes full. FDRQ is again set


Similar Part No. - FDC37B777

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
FDC37B727 SMSC-FDC37B727 Datasheet
1Mb / 244P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B727-NS SMSC-FDC37B727-NS Datasheet
822Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X Datasheet
1Mb / 244P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X Datasheet
831Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X_07 Datasheet
831Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
More results

Similar Description - FDC37B777

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
FDC37M707 SMSC-FDC37M707 Datasheet
810Kb / 194P
   SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37M707 SMSC-FDC37M707_07 Datasheet
690Kb / 194P
   Super I/O Controller with Wake-Up Features
logo
List of Unclassifed Man...
FDC37M70X ETC-FDC37M70X Datasheet
597Kb / 194P
   Enhanced Super I/O Controller with Wake-Up
logo
SMSC Corporation
FDC37M81 SMSC-FDC37M81 Datasheet
574Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37M81X SMSC-FDC37M81X Datasheet
693Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37B80X SMSC-FDC37B80X Datasheet
802Kb / 194P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
LPC47M112 SMSC-LPC47M112 Datasheet
1Mb / 208P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
logo
List of Unclassifed Man...
FDC37C67X ETC1-FDC37C67X Datasheet
531Kb / 194P
   Enhanced Super I/O Controller with Fast IR
logo
SMSC Corporation
37C672 SMSC-37C672 Datasheet
965Kb / 173P
   ENHANCED SUPER I/O CONTROLLER WITH FAST IR
LPC47M112-MC SMSC-LPC47M112-MC Datasheet
1Mb / 193P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com