6.42

IDT709149S

High-Speed 36K (4K x 9-bit) Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

2

NOTES:

2. All ground pins must be connected to ground supply.

3. Package body is approximately 14mm x 14mm x 1.4mm.

4, This package code is used to reference the package diagram.

5. This text does not indicate the orientaion of the actual part-marking.

Reference

N/C

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

3494 drw 02

IDT709149PF

80-Pin TQFP

N/C

N/C

R/

N/C

GND

N/C

N/C

GND

GND

R/

N/C

GND

N/C

N/

C

N/C

Description

The IDT709149 is a high-speed 4K x 9 bit synchronous Dual-Port

SRAM. The memory array is based on Dual-Port memory cells to allow

simultaneous access from both ports. Registers on control, data, and

address inputs provide low set-up and hold times. The timing latitude

providedbythisapproachwillallowsystemstobedesignedwithveryshort

cycle times. This device has been optimized for applications having

unidirectionaldatafloworbi-directionaldataflowinbursts,byutilizinginput

dataregisters.

TheIDT709149utilizesa9-bitwidedatapathtoallowforparityatthe

user's option. This feature is especially useful in data communication

applications where it is necessary to use a parity bit for transmission/

receptionerrorchecking.

FabricatedusingCMOShigh-performancetechnology,theseDual-

Portstypicallyoperateononly800mWofpowerat maximumhigh-speed

clock-to-data output times as fast as 8ns. An automatic power down

feature,controlledby CE,permitstheon-chipcircuitryofeachporttoenter

a very low standby power mode.

The IDT709149 is packaged in an 80-pin TQFP.