Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72V2103 Datasheet(PDF) 5 Page - Integrated Device Technology

Part # IDT72V2103
Description  3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V2103 Datasheet(HTML) 5 Page - Integrated Device Technology

  IDT72V2103 Datasheet HTML 1Page - Integrated Device Technology IDT72V2103 Datasheet HTML 2Page - Integrated Device Technology IDT72V2103 Datasheet HTML 3Page - Integrated Device Technology IDT72V2103 Datasheet HTML 4Page - Integrated Device Technology IDT72V2103 Datasheet HTML 5Page - Integrated Device Technology IDT72V2103 Datasheet HTML 6Page - Integrated Device Technology IDT72V2103 Datasheet HTML 7Page - Integrated Device Technology IDT72V2103 Datasheet HTML 8Page - Integrated Device Technology IDT72V2103 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 46 page
background image
5
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9
to-HIGHtransitionofWCLK.Similarly,thePAFisassertedLOWontheLOW-
to-HIGH transition of WCLK and PAF is reset to HIGH on the LOW-to-HIGH
transitionofRCLK.
IfsynchronousPAE/PAFconfigurationisselected,thePAEisassertedand
updated on the rising edge of RCLK only and not WCLK. Similarly, PAF is
assertedandupdatedontherisingedgeofWCLKonlyandnotRCLK.Themode
desiredisconfiguredduringmasterresetbythestateoftheProgrammableFlag
Mode (PFM) pin.
TheRetransmitfunctionallowsdatatoberereadfromtheFIFOmorethan
once.ALOWontheRTinputduringarisingRCLKedgeinitiatesaretransmit
operation by setting the read pointer to the first location of the memory array.
Azero-latencyretransmittimingmodecanbeselectedusingtheRetransmit
timing Mode pin (RM). During Master Reset, a LOW on RM will select zero-
latency retransmit. A HIGH on RM during Master Reset will select normal
latency.
If zero-latency retransmit operation is selected the first data word to be
retransmittedwillbeplacedontheoutputregisterwithrespecttothesameRCLK
edgethatinitiatedtheretransmitbasedonRTbeingLOW.
RefertoFigure11and12forRetransmitTimingwithnormallatency.Refer
to Figure 13 and 14 for Retransmit Timing with zero-latency.
A Big-Endian/Little-Endian data word format is provided. This function is
useful when data is written into the FIFO in long word format (x18) and read
outoftheFIFOinsmallword(x9)format.IfBig-Endianmodeisselected,then
themostsignificantbyte(word)ofthelongwordwrittenintotheFIFOwillberead
IW
OW
Write Port Width
Read Port Width
L
L
x18
x18
L
H
x18
x9
H
L
x9
x18
H
H
x9
x9
TABLE 1 — BUS-MATCHING CONFIGURATION MODES
outoftheFIFOfirst,followedbytheleastsignificantbyte.IfLittle-Endianformat
isselected,thentheleastsignificantbyteofthelongwordwrittenintotheFIFO
willbereadoutfirst,followedbythemostsignificantbyte.Themodedesiredis
configured during master reset by the state of the Big-Endian (BE) pin.
TheInterspersed/Non-InterspersedParity(IP)bitfunctionallowstheuser
to select the parity bit in the word loaded into the parallel port (D0-Dn) when
programmingtheflagoffsets.IfInterspersedParitymodeisselected,thenthe
FIFOwillassumethattheparitybitislocatedinbitpositionD8duringtheparallel
programmingoftheflagoffsets.IfNon-InterspersedParitymodeisselected,then
D8isassumedtobeavalidbitandD16andD17areignored.IPmodeisselected
duringMasterResetbythestateoftheIPinputpin.Thismodeisrelevantonly
when the input width is set to x18 mode. Interspersed Parity control only has
aneffectduringparallelprogrammingoftheoffsetregisters.Itdoesnoteffectthe
data written to and read from the FIFO.
A JTAG test port is provided, here the FIFO has fully functional Boundary
Scan feature, compliant with IEEE 1149.1 Standard Test Access Port and
BoundaryScanArchitecture.
If,atanytime,theFIFOisnotactivelyperforminganoperation,thechipwill
automaticallypowerdown.Onceinthepowerdownstate,thestandbysupply
currentconsumptionisminimized.Initiatinganyoperation(byactivatingcontrol
inputs)willimmediatelytakethedeviceoutofthepowerdownstate.
TheIDT72V2103/72V2113arefabricatedusingIDT’shighspeedsubmi-
cronCMOStechnology.


Similar Part No. - IDT72V2103

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V2103 IDT-IDT72V2103 Datasheet
451Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V2103 IDT-IDT72V2103 Datasheet
541Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
logo
Renesas Technology Corp
IDT72V2103 RENESAS-IDT72V2103 Datasheet
496Kb / 47P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO 131,072 x 18/262,144 x 9 262,144 x 18/524,288 x 9
MARCH 2018
logo
Integrated Device Techn...
IDT72V2103L10BC IDT-IDT72V2103L10BC Datasheet
451Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V2103L10BCI IDT-IDT72V2103L10BCI Datasheet
451Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
More results

Similar Description - IDT72V2103

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V2103 IDT-IDT72V2103 Datasheet
451Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V295 IDT-IDT72V295_16 Datasheet
541Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
logo
Renesas Technology Corp
IDT72V223 RENESAS-IDT72V223 Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
logo
Integrated Device Techn...
IDT72V223 IDT-IDT72V223 Datasheet
434Kb / 45P
   3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO
IDT72V3640 IDT-IDT72V3640 Datasheet
567Kb / 36P
   3.3 VOLT HIGH-DENSITY SUPERSYNC??II 36-BIT FIFO
IDT72V7230 IDT-IDT72V7230 Datasheet
442Kb / 42P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II 72-BIT FIFO
IDT72V36100 IDT-IDT72V36100 Datasheet
470Kb / 48P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II??36-BIT FIFO
IDT72V2101 IDT-IDT72V2101 Datasheet
242Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V36100 IDT-IDT72V36100_16 Datasheet
310Kb / 48P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II
IDT72V2101 IDT-IDT72V2101_14 Datasheet
434Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com