Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TDP158 Datasheet(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
Part No. TDP158
Description  6-Gbps, AC-Coupled to TMDS or HDMI Redriver
Download  55 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TDP158 Datasheet(HTML) 12 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 12 / 55 page
background image
12
TDP158
SLLSEX2 – DECEMBER 2016
www.ti.com
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
(1)
The Typical rating is simulated at 3.3 V VCC and 1.1 V VDD and at 27°C temperature unless otherwise noted
(2)
The Maximum rating is simulated at 3.6 V VCC and 1.27 V VDD and at 85°C temperature unless otherwise noted
6.11 Switching Characteristics, HPD
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX(2)
UNIT
tPD(HPD)
Propagation delay from HPD_SNK
to HPD_SRC; rising edge and falling
edge
see Figure Figure 13; not valid
during switching time
40
120
ns
tT(HPD)
HPD logical disconnected timeout
see Figure 14
2
ms
(1)
Cb = total capacitance of one bus line in pF.
6.12 Switching Characteristics, DDC and I
2C
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tr
Rise time of both SDA and SCL
signals
VCC = 3.3 V; See Figure 17
300
ns
tf
Fall time of both SDA and SCL
signals
See Figure 17
300
ns
tHIGH
Pulse duration , SCL high
See Figure 16
0.6
μs
tLOW
Pulse duration , SCL low
See Figure 16
1.3
μs
tSU1
Setup time, SDA to SCL
See Figure 16
100
ns
tST, STA
Setup time, SCL to start condition
See Figure 16
0.6
μs
tHD,STA
Hold time, start condition to SCL
See Figure 15
0.6
μs
tHD,DAT
Data Hold Time
0
ns
tVD,DAT
Data valid time
0.9
µs
tVD,ACK
Data valid acknowledge time
0.9
µs
tST,STO
Setup time, SCL to stop condition
See Figure 15
0.6
μs
t(BUF)
Bus free time between stop and start
condition
See Figure 15
1.3
μs
tPLH1
Propagation delay time, low-to-high-
level output
Source to Sink:100 kbps pattern;
Cb(Sink) = 400 pF
(1); see Figure 17
360
ns
tPHL1
Propagation delay time, high-to-low-
level outpu
230
ns
tPLH2
Propagation delay time, low-to-high-
level output
Sink to Source: 100 kbps pattern;
Cb(Source) = 100 pF
(1); see Figure 18
250
ns
tPHL2
Propagation delay time, high-to-low-
level output
200
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn