Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TDP158 Datasheet(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
Part No. TDP158
Description  6-Gbps, AC-Coupled to TMDS or HDMI Redriver
Download  55 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TDP158 Datasheet(HTML) 39 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 39 / 55 page
background image
39
TDP158
www.ti.com
SLLSEX2 – DECEMBER 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
8.5.16 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 35h)
See Section DP-Mode Description and Lane Control Note: DP-Mode is valid only when DP-Mode Register
P0_Reg09[5] is set to one
Figure 40. DP-Mode and INDIVIDUAL LANE CONTROL
7
6
5
4
3
2
1
0
Reserved
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions
Bit
Field
Type
Reset
Description
7:0
Reserved
R
‘h00
Reserved
8.5.17 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 4Dh)
See Section DP-Mode Description and Lane Control Note: DP-Mode is valid only when DP-Mode Register
P0_Reg09[5] is set to one
Figure 41. DP-Mode and INDIVIDUAL LANE CONTROL
7
6
5
4
3
2
1
0
Reserved
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 24. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions
Bit
Field
Type
Reset
Description
7:0
Reserved
R
‘h00
Reserved
8.5.18 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 4Eh)
See Section DP-Mode Description and Lane Control Note: DP-Mode is valid only when DP-Mode Register
P0_Reg09[5] is set to one
Figure 42. DP-Mode and INDIVIDUAL LANE CONTROL
7
6
5
4
3
2
1
0
Data Lane 1 Fixed EQ Values
Data Lane 2 Fixed EQ Values
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 25. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions
Bit
Field
Type
Reset
Description
7:4
Data Lane 1 Fixed EQ Values
R/W
4’b0000
Section 8.3.6 and Table 8 2 for values
0000 – 0 dB (default)
3:0
Data Lane 2 Fixed EQ Values
R/W
4’b0000
Section 8.3.6 and Table 8 2 for values
0000 – 0 dB (default)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn