Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

TDP158 Datasheet(PDF) 27 Page - Texas Instruments

Click here to check the latest version.
Part No. TDP158
Description  6-Gbps, AC-Coupled to TMDS or HDMI Redriver
Download  55 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TDP158 Datasheet(HTML) 27 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 27 / 55 page
background image
TDP158
TMDS DRIVER
TMDS RECEIVER
Zo=RT
Zo=RT
AVCC
VCC
27
TDP158
www.ti.com
SLLSEX2 – DECEMBER 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
8.3.9 TMDS Outputs
A 1% precision resistor, 6 kΩ, connected from VSADJ pin to ground is recommended to allow the differential
output swing to comply with TMDS signal levels. The differential output driver provides a typical 10-mA current
sink capability, which provides a typical 500-mV voltage drop across a 50-Ω termination resistor.
Figure 24. TMDS Driver and Termination Circuit
Referring to Figure 24, if VCC (TDP158 supply) and AVCC (sink termination supply) are both powered, the TMDS
output signals are high impedance when OE = low. Both supplies being active is the normal operating condition.
A total of approximately 33-mW of power is consumed by the terminations independent of the OE logical
selection. When AVCC is powered on, normal operation (OE controls output impedance) is resumed. When the
power source of the device is off and the power source to termination is on, the IO(off), output leakage current,
specification ensures the leakage current is limited 45-μA or less. The clock and data lanes VOD can be changed
through I2C reg0Ch[7:2], VSWING_DATA and VSWING_CLK.
8.3.10 Slew Rate Control
The TDP158 has the ability to slow down the TMDS output edge rates. As the clock signal tends to be a primary
source of EMI the edge rates have been slowed down. There are two ways of changing the slew rate, Pin
strapping for clock lane and I2C for both clock and data lanes. See Table 5 and Table 6.
Table 5. TMDS_CLK Output Slew Rate Control
Pin 34
Reg0Bh[7:6]
General
Typical Value (ps)
L
00
Slowest
215
NC
01 (Default)
Mid-range 1
185
10
Mid-range 2
155
H
11
Fastest
125
Table 6. TMDS_D0, D1, D2 Output Slew Rate Control
No Pin Control
Reg0Ah[1:0]
General
Typical Value (ps)
NA
00
Slowest
110
NA
01
Mid-range 1
95
NA
10
Mid-range 2
80
NA
00 (Default)
Fastest
60


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn