 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DSP56156FV40 Datasheet(PDF) 2 Page - Motorola, Inc |
|
||||||||||||||||||||||||||||||
DSP56156FV40 Datasheet(HTML) 2 Page - Motorola, Inc |
|
|
2 / 76 page  2 DSP56156 Data Sheet MOTOROLA Introduction DSP56156 Features Digital Signal Processing Core • Efficient, object code compatible, 16-bit 56100-Family DSP engine — Up to 30 Million Instructions Per Second (MIPS) – 33 ns instruction cycle at 60 MHz — Up to 180 Million Operations Per Second (MOPS) at 60 MHz — Highly parallel instruction set with unique DSP addressing modes — Two 40-bit accumulators including extension byte — Parallel 16 × 16-bit multiply-accumulate in 1 instruction cycle (2 clock cycles) — Double precision 32 × 32-bit multiply with 72-bit result in 6 instruction cycles — Least Mean Square (LMS) adaptive loop filter in 2 instructions — 40-bit Addition/Subtraction in 1 instruction cycle — Fractional and integer arithmetic with support for multiprecision arithmetic — Hardware support for block-floating point FFT — Hardware-nested DO loops including infinite loops — Zero-overhead fast interrupts (2 instruction cycles) — Three 16-bit internal data buses and three 16-bit internal address buses for maximum information transfer on-chip Memory • On-chip Harvard architecture permitting simultaneous accesses to program and memories • 2048 × 16-bit on-chip program RAM and 64 × 16-bit bootstrap ROM (or 12 k × 16-bit on-chip program ROM on the DSP56156ROM) • 2048 × 16-bit on-chip data RAM • External memory expansion with 16-bit address and data buses • Bootstrap loading from external data bus, Host Interface, or Synchronous Serial Interface Peripheral and Support Circuits • Byte-wide Host Interface (HI) with Direct Memory Access support • Two Synchronous Serial Interfaces (SSI) to communicate with codecs and synchronous serial devices — Built in µ-law and A-law compression/expansion — Up to 32 software-selectable time slots in network mode • 16-bit Timer/Event Counter also generates and measures digital waveforms • On-chip sigma-delta voice band Codec: — Sampling clock rates between 100 kHz and 3 MHz — Four software-programmable decimation/interpolation ratios — Internal voltage reference ( 2/5 of positive power supply) — No external components required DSP56156 Features Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
Similar Part No. - DSP56156FV40 |
|
Similar Description - DSP56156FV40 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
