Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DSP56156FV40 Datasheet(PDF) 8 Page - Motorola, Inc

Part # DSP56156FV40
Description  16-bit Digital Signal Processor
Download  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56156FV40 Datasheet(HTML) 8 Page - Motorola, Inc

Back Button DSP56156FV40 Datasheet HTML 4Page - Motorola, Inc DSP56156FV40 Datasheet HTML 5Page - Motorola, Inc DSP56156FV40 Datasheet HTML 6Page - Motorola, Inc DSP56156FV40 Datasheet HTML 7Page - Motorola, Inc DSP56156FV40 Datasheet HTML 8Page - Motorola, Inc DSP56156FV40 Datasheet HTML 9Page - Motorola, Inc DSP56156FV40 Datasheet HTML 10Page - Motorola, Inc DSP56156FV40 Datasheet HTML 11Page - Motorola, Inc DSP56156FV40 Datasheet HTML 12Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 76 page
background image
8
DSP56156 Data Sheet
MOTOROLA
Pin Descriptions
TA (Transfer Acknowledge) — active
low input.
If there is no external bus ac-
tivity, the TA input is ignored by the
DSP. When there is external bus cycle
activity, TA can be used to insert wait
states in the external bus cycle. TA is
sampled on the leading edge of the
clock. Any number of wait states from 1
to infinity may be inserted by using TA.
If TA is sampled high on the leading
edge of the clock beginning the bus cy-
cle, the bus cycle will end 2T after the
TA has been sampled low on a leading
edge of the clock; if the Bus Control Reg-
ister (BCR) value does not program
more wait states. The number of wait
states is determined by the TA input or
by the Bus Control Register (BCR),
whichever is longer. TA is still sampled
during the leading edge of the clock
when wait states are controlled by the
BCR value. In that case, TA will have to
be sampled low during the leading edge
of the last period of the bus cycle pro-
grammed by the BCR (2T before the end
of the bus cycle programmed by the
BCR) in order not to add any wait states.
TA should always be deasserted during
t3 to be sampled high by the leading
edge of T0. If TA is sampled low (assert-
ed) at the leading edge of the t0 begin-
ning the bus cycle, and if no wait states
are specified in the BCR register, zero
wait states will be inserted in the exter-
nal bus cycle, regardless the status of
TA during the leading edge of T2.
BR (Bus Request) — active low output
when in master mode, active low in-
put when in slave mode.
After power-
on reset, this pin is an input (slave
mode). In this mode, the bus request
BR allows another device such as a pro-
cessor or DMA controller to become
the master of the DSP external data
bus D0-D15 and external address bus
A0-A15. The DSP asserts BG a few T
states after the BR input is asserted.
The DSP bus controller releases control
of the external data bus D0-D15, ad-
dress bus A0-A15 and bus control pins
PS/DS, RD, WR, and R/W at the earli-
est time possible consistent with prop-
er synchronization. These pins are then
placed in the high impedance state and
Bus Control
T0 T1 T2 T3 T0 T1 T2 Tw T2 T3 T0 T1 T2 T3 T0 T1 T2 Tw T2 Tw T2 T3
T0 T1 T2 Tw T2 Tw T2 Tw T2 T3 T0 T1 T2 Tw T2 Tw T2 T3 T0 T1 T2
CLKO
TA
BS
CLKO
TA
BS
Figure 3 TA Controlled Accesses
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Similar Part No. - DSP56156FV40

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
DSP56100 MOTOROLA-DSP56100 Datasheet
448Kb / 63P
   16-bit General Purpose Digital Signal Processor
DSP56166 MOTOROLA-DSP56166 Datasheet
448Kb / 63P
   16-bit General Purpose Digital Signal Processor
DSP56166ROM MOTOROLA-DSP56166ROM Datasheet
448Kb / 63P
   16-bit General Purpose Digital Signal Processor
More results

Similar Description - DSP56156FV40

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
56F8357 MOTOROLA-56F8357 Datasheet
1Mb / 160P
   16-bit Digital Signal Processor
logo
Freescale Semiconductor...
DSP56603 FREESCALE-DSP56603 Datasheet
247Kb / 4P
   16-BIT DIGITAL SIGNAL PROCESSOR
logo
Motorola, Inc
DSP56F801 MOTOROLA-DSP56F801 Datasheet
343Kb / 40P
   16-bit Digital Signal Processor
logo
Zilog, Inc.
Z89390 ZILOG-Z89390 Datasheet
74Kb / 11P
   16-BIT DIGITAL SIGNAL PROCESSOR
Z89C00 ZILOG-Z89C00 Datasheet
179Kb / 28P
   16-BIT DIGITAL SIGNAL PROCESSOR
logo
Motorola, Inc
DSP56F802 MOTOROLA-DSP56F802 Datasheet
386Kb / 32P
   DSP56F802 16-bit Digital Signal Processor
DSP56852 MOTOROLA-DSP56852 Datasheet
1,004Kb / 44P
   DSP56852 16-bit Digital Signal Processor
DSP56824DS MOTOROLA-DSP56824DS Datasheet
1Mb / 62P
   DSP56824 16-Bit Digital Signal Processor
logo
Zilog, Inc.
Z89320 ZILOG-Z89320 Datasheet
77Kb / 7P
   16-BIT DSP DIGITAL SIGNAL PROCESSOR
logo
NXP Semiconductors
DSP56824 NXP-DSP56824 Datasheet
1Mb / 62P
   DSP56824 16-Bit Digital Signal Processor
Rev. 2.0, 01/2000
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com