Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

A29L040 Datasheet(PDF) 2 Page - AMIC Technology

Part No. A29L040
Description  512K X 8 Bit CMOS 3.0 Volt-only, Uniform Sector Flash Memory
Download  32 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AMICC [AMIC Technology]
Homepage  http://www.amictechnology.com
Logo 

A29L040 Datasheet(HTML) 2 Page - AMIC Technology

 
Zoom Inzoom in Zoom Outzoom out
 2 / 32 page
background image
A29L040 Series
512K X 8 Bit CMOS 3.0 Volt-only,
Preliminary
Uniform Sector Flash Memory
PRELIMINARY
(June, 2003, Version 0.1)
1
AMIC Technology, Corp.
Features
n Single power supply operation
- Full voltage range: 2.7 to 3.6 volt read and write
operations for battery-powered applications
- Regulated voltage range: 3.0 to 3.6 volt read and
write
operations
for
compatibility
with
high
performance 3.3 volt microprocessors
n Access times:
- 70 (max.)
n Current:
- 4 mA typical active read current
- 20 mA typical program/erase current
- 200 nA typical CMOS standby
- 200 nA Automatic Sleep Mode current
n Flexible sector architecture
- 8 uniform sectors of 64 Kbyte each
- Any combination of sectors can be erased
- Supports full chip erase
- Sector protection:
A hardware method of protecting sectors to prevent
any inadvertent program or erase operations within
that sector
n Embedded Erase Algorithms
- Embedded Erase algorithm will automatically erase
the entire chip or any combination of designated
sectors and verify the erased sectors
- Embedded Program algorithm automatically writes
and verifies bytes at specified addresses
n Typical 100,000 program/erase cycles per sector
n 20-year data retention at 125
°C
- Reliable operation for the life of the system
n Compatible with JEDEC-standards
- Pinout and software compatible with single-power-
supply Flash memory standard
- Superior inadvertent write protection
n Data Polling and toggle bits
- Provides a software method of detecting completion
of program or erase operations
n Erase Suspend/Erase Resume
- Suspends a sector erase operation to read data
from, or program data to, a non-erasing sector, then
resumes the erase operation
n Package options
- 32-pin DIP, PLCC, TSOP (8mm x 20mm) or sTSOP
(8mm x 14mm)
General Description
The A29L040 is a 3.0 volt-only Flash memory organized as
524,288 bytes of 8 bits each. The 512 Kbytes of data are
further divided into eight sectors of 64 Kbytes each for
flexible sector erase capability. The 8 bits of data appear on
I/O0 - I/O7 while the addresses are input on A0 to A18. The
A29L040 is offered in 32-pin PLCC, TSOP (8mm x 20mm)
or sTSOP (8mm x 14mm) packages. This device is
designed to be programmed in-system with the standard
system 3.0 volt VCC supply. Additional 12.0 volt VPP is not
required for in-system write or erase operations. However,
the A29L040 can also be programmed in standard EPROM
programmers.
The A29L040 has a second toggle bit, I/O2, to indicate
whether the addressed sector is being selected for erase,
and also offers the ability to program in the Erase Suspend
mode. The standard A29L040 offers access times of 70ns,
allowing high-speed microprocessors to operate without
wait states. To eliminate bus contention the device has
separate chip enable ( CE ), write enable ( WE ) and output
enable ( OE ) controls.
The device requires only a single 3.0 volt power supply for
both read and write functions. Internally generated and
regulated voltages are provided for the program and erase
operations.
The A29L040 is entirely software command set compatible
with
the
JEDEC
single-power-supply
Flash
standard.
Commands are written to the command register using
standard microprocessor write timings. Register contents
serve as input to an internal state-machine that controls the
erase
and
programming
circuitry.
Write
cycles
also
internally
latch
addresses
and
data
needed
for
the
programming and erase operations. Reading data out of the
device is similar to reading from other Flash or EPROM
devices.
Device programming occurs by writing the proper program
command sequence. This initiates the Embedded Program
algorithm - an internal algorithm that automatically times the
program pulse widths and verifies proper program margin.
Device erasure occurs by executing the proper erase
command sequence. This initiates the Embedded Erase
algorithm
-
an
internal
algorithm
that
automatically
preprograms the array (if it is not already programmed)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn