LAN91C111i-NS datasheet(85/125 Pages) MICROCHIP

Part #	LAN91C111i-NS

Description	10/100 Non-PCI Ethernet Single Chip MAC PHY

Download	125 Pages

Scroll/Zoom	100%

Manufacturer	MICROCHIP [Microchip Technology]

Direct Link	http://www.microchip.com

Logo

85 / 125 page

LAN91C111

DS00002276A-page 86

 2011-2016 Microchip Technology Inc.

10.6

Interrupt Generation

The interrupt strategy for the transmit and receive processes is such that it does not represent the bottleneck in the

transmit and receive queue management between the software driver and the controller. For that purpose there is no

register reading necessary before the next element in the queue (namely transmit or receive packet) can be handled by

the controller. The transmit and receive results are placed in memory.

The receive interrupt will be generated when the receive queue (FIFO of packets) is not empty and receive interrupts

are enabled. This allows the interrupt service routine to process many receive packets without exiting, or one at a time

if the ISR just returns after processing and removing one.

There are two types of transmit interrupt strategies:

1.

One interrupt per packet.

2.

One interrupt per sequence of packets.

The strategy is determined by how the transmit interrupt bits and the AUTO RELEASE bit are used.

TX INT bit - Set whenever the TX completion FIFO is not empty.

TX EMPTY INT bit - Set whenever the TX FIFO is empty.

AUTO RELEASE - When set, successful transmit packets are not written into completion FIFO, and their memory is

released automatically.

1.

One interrupt per packet: enable TX INT, set AUTO RELEASE=0. The software driver can find the completion

result in memory and process the interrupt one packet at a time. Depending on the completion code the driver

will take different actions. Note that the transmit process is working in parallel and other transmissions might be

taking place. The LAN91C111 is virtually queuing the packet numbers and their status words.

In this case, the transmit interrupt service routine can find the next packet number to be serviced by reading the

TX FIFO PACKET NUMBER at the FIFO PORTS register. This eliminates the need for the driver to keep a list of

packet numbers being transmitted. The numbers are queued by the LAN91C111 and provided back to the CPU

as their transmission completes.

2.

One interrupt per sequence of packets: Enable TX EMPTY INT and TX INT, set AUTO RELEASE=1. TX EMPTY

INT is generated only after transmitting the last packet in the FIFO.

TX INT will be set on a fatal transmit error allowing the CPU to know that the transmit process has stopped and

therefore the FIFO will not be emptied.

This mode has the advantage of a smaller CPU overhead, and faster memory de-allocation. Note that when

AUTO RELEASE=1 the CPU is not provided with the packet numbers that completed successfully.

Typically there would be three processes using the pointer:

1.

Transmit loading (sometimes interrupt driven)

2.

Receive unloading (interrupt driven)

3.

Transmit Status reading (interrupt driven).

1) and 3) also share the usage of the Packet Number Register. Therefore saving and restoring the PNR is also required

from interrupt service routines.

Note:

The pointer register is shared by any process accessing the LAN91C111 memory. In order to allow pro-

cesses to be interruptible, the interrupting process is responsible for reading the pointer value before mod-

ifying it, saving it, and restoring it before returning from the interrupt.

Similar Part No. - LAN91C111i-NS

Manufacturer	Part #	Datasheet	Description
SMSC Corporation	LAN91C111I-NS	1Mb / 142P	10/100 Non-PCI Ethernet Single Chip MAC PHY
SMSC Corporation	LAN91C111i-NS	1Mb / 133P	10/100 Non-PCI Ethernet Single Chip MAC PHY

More results

Similar Description - LAN91C111i-NS

Manufacturer	Part #	Datasheet	Description
SMSC Corporation	LAN91C111	1Mb / 142P	10/100 Non-PCI Ethernet Single Chip MAC PHY
SMSC Corporation	LAN91C111	1Mb / 133P	10/100 Non-PCI Ethernet Single Chip MAC PHY
Teridian Semiconductor ...	78Q8430	1Mb / 88P	10/100 Ethernet MAC and PHY
List of Unclassifed Man...	IP100ALF	1Mb / 97P	Integrated 10/100 Ethernet MAC PHY
Maxim Integrated Produc...	78Q8430	1Mb / 88P	78Q8430 10/100 Ethernet MAC and PHY Rev. 1.2
Micrel Semiconductor	KSZ8851MQL	59Kb / 2P	Single Port MAC/PHY Controller with Non PCI Interface
SMSC Corporation	LAN9117	1Mb / 136P	High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Microchip Technology	LAN9116	1,016Kb / 109P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller 06/23/16
SMSC Corporation	LAN9116	1Mb / 132P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
SMSC Corporation	LAN9116	1Mb / 126P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

More results

LAN91C111i-NS Datasheet(PDF) 85 Page - Microchip Technology

LAN91C111i-NS Datasheet(HTML) 85 Page - Microchip Technology

Similar Part No. - LAN91C111i-NS

Similar Description - LAN91C111i-NS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL