Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HY57V653220BTC Datasheet(PDF) 1 Page - Hynix Semiconductor

Part # HY57V653220BTC
Description  4 Banks x 512K x 32Bit Synchronous DRAM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY57V653220BTC Datasheet(HTML) 1 Page - Hynix Semiconductor

  HY57V653220BTC Datasheet HTML 1Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 2Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 3Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 4Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 5Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 6Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 7Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 8Page - Hynix Semiconductor HY57V653220BTC Datasheet HTML 9Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 12 page
background image
HY57V653220B
4 Banks x 512K x 32Bit Synchronous DRAM
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev.1.6/Dec. 01
1
DESCRIPTION
The Hynix HY57V653220B is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the memory applications
which require wide data I/O and high bandwidth. HY57V653220B is organized as 4banks of 524,288x32.
HY57V653220B is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and out-
puts are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very
high bandwidth. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write
cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined
design is not restricted by a `2N` rule.)
FEATURES
JEDEC standard 3.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 86pin TSOP-II with 0.5mm of
pin pitch
All inputs and outputs referenced to positive edge of
system clock
Data mask function by DQM0,1,2 and 3
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
Burst Read Single Write operation
ORDERING INFORMATION
Part No.
Clock Frequency
Power
Organization
Interface
Package
HY57V653220BTC-5
200MHz
Normal
4Banks x 512Kbits
x32
LVTTL
400mil 86pin TSOP II
HY57V653220BTC-55
183MHz
HY57V653220BTC-6
166MHz
HY57V653220BTC-7
143MHz
HY57V653220BTC-8
125MHz
HY57V653220BTC-10P
100MHz
HY57V653220BTC-10
100MHz


Similar Part No. - HY57V653220BTC

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY57V651620B HYNIX-HY57V651620B Datasheet
81Kb / 12P
   4 Banks x 1M x 16Bit Synchronous DRAM
HY57V651620BLTC-10 HYNIX-HY57V651620BLTC-10 Datasheet
81Kb / 12P
   4 Banks x 1M x 16Bit Synchronous DRAM
HY57V651620BLTC-10P HYNIX-HY57V651620BLTC-10P Datasheet
81Kb / 12P
   4 Banks x 1M x 16Bit Synchronous DRAM
HY57V651620BLTC-10S HYNIX-HY57V651620BLTC-10S Datasheet
81Kb / 12P
   4 Banks x 1M x 16Bit Synchronous DRAM
HY57V651620BLTC-55 HYNIX-HY57V651620BLTC-55 Datasheet
81Kb / 12P
   4 Banks x 1M x 16Bit Synchronous DRAM
More results

Similar Description - HY57V653220BTC

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5V62CF HYNIX-HY5V62CF Datasheet
353Kb / 11P
   4 Banks x 512K x 32Bit Synchronous DRAM
HY57V643220CT HYNIX-HY57V643220CT Datasheet
183Kb / 12P
   4 Banks x 512K x 32Bit Synchronous DRAM
HY57V283220T HYNIX-HY57V283220T Datasheet
913Kb / 15P
   4 Banks x 1M x 32Bit Synchronous DRAM
HY5V22GF HYNIX-HY5V22GF Datasheet
358Kb / 11P
   4 Banks x 1M x 32Bit Synchronous DRAM
logo
Samsung semiconductor
K4S643232F SAMSUNG-K4S643232F Datasheet
101Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232E-TI SAMSUNG-K4S643232E-TI Datasheet
100Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232F- SAMSUNG-K4S643232F- Datasheet
99Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL3.3V
K4S643232C SAMSUNG-K4S643232C Datasheet
1Mb / 43P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232E SAMSUNG-K4S643232E Datasheet
102Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
KM432S2030C SAMSUNG-KM432S2030C Datasheet
1Mb / 43P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com