 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
5PB1203NTGK Datasheet(PDF) 6 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
5PB1203NTGK Datasheet(HTML) 6 Page - Integrated Device Technology |
|
|
6 / 15 page  3-CHANNEL HIGH-PERFORMANCE TCXO/LVCMOS CLOCK BUFFER FAMILY 6 JULY 11, 2016 5PB12xx DATASHEET AC Electrical Characteristics (VDD = 1.8V, 2.5V, 3.3V) VDD = 1.8V ±5%, For 5PB1203 / 1204 / 1206, ambient Temperature -40° to +105°C, unless stated otherwise VDD = 2.5 V ±5%, For 5PB1213 / 1214 / 1216, ambient Temperature -40° to +105°C, unless stated otherwise Parameter Symbol Conditions Min. Typ. Max. Units Input Frequency 0 200 MHz Output Rise Time tOR 0.36 to 1.44 V, CL=5 pF 0.6 1.0 ns Output Fall Time tOF 1.44 to 0.36 V, CL=5 pF 0.6 1.0 ns Propagation Delay Note 1 Note 1 2.5 3 3.5 ns Buffer Additive Phase Jitter, RMS 26MHz TCXO clipped sine wave input, Integration Range: 12KHz to 20MHz 420 fs 125MHz LVCMOS input, Integration Range: 12KHz to 20MHz 42 fs Output to Output Skew tSKEWO−O Note 2, Rising edges at VDD/2 50 65 ps Device to Device Skew tSKEWD-D Rising edges at VDD/2 200 ps Delay for Output Enable / Disable Time ENABLEx to BCLKn tEN/tDIS CL < 5 pF 3 cycles Start-up Time tSTART-UP 2ms TCXO Clock Clipped Sine Wave Input Voltage Swing Level VINpp VDD = 1.8V, should connect to CLKIN through AC coupling and bias circuit 0.8 V Parameter Symbol Conditions Min. Typ. Max. Units Input Frequency 0 200 MHz Output Rise Time tOR 0.5 to 2.0 V, CL=5 pF 0.6 1.0 ns Output Fall Time tOF 2.0 to 0.5 V, CL=5 pF 0.6 1.0 ns Propagation Delay Note 1 Note 1 3 3.5 4 ns Buffer Additive Phase Jitter, RMS 26MHz TCXO clipped sine wave input, Integration Range: 12KHz to 20MHz 280 fs 125MHz LVCMOS input, Integration Range: 12KHz to 20MHz 30 fs Output to Output Skew tSKEWO−O Note 2, Rising edges at VDD/2 40 65 ps Device to Device Skew tSKEWD-D Rising edges at VDD/2 200 ps Delay for Output Enable / Disable Time ENABLEx to BCLKn tEN/tDIS CL < 5 pF 3 cycles Start-up Time tSTART-UP Part start-up time for valid outputs after VDD ramp-up 2ms TCXO Clock Clipped Sine Wave Input Voltage Swing Level VINpp VDD = 2.5V, should connect to CLKIN through AC coupling and bias circuit 0.8 V |
Similar Part No. - 5PB1203NTGK |
|
Similar Description - 5PB1203NTGK |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
