Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

9FGL0651BKILFT Datasheet(PDF) 7 Page - Integrated Device Technology

Part # 9FGL0651BKILFT
Description  6-output 3.3V PCIe Clock Generator
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

9FGL0651BKILFT Datasheet(HTML) 7 Page - Integrated Device Technology

Back Button 9FGL0651BKILFT Datasheet HTML 3Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 4Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 5Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 6Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 7Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 8Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 9Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 10Page - Integrated Device Technology 9FGL0651BKILFT Datasheet HTML 11Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
OCTOBER 19, 2016
7
6-OUTPUT 3.3V PCIE CLOCK GENERATOR
9FGL06 DATASHEET
Electrical Characteristics–DIF Low-Power HCSL Outputs
TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Scope averaging on, fast setting
22.7
4
V/ns
2,3
Scope averaging, slow setting
1
1.9
3
V/ns
2,3
Crossing Voltage (abs)
Vcross_abs
Scope averaging off
250
409
550
mV
1,4,5
Crossing Voltage (var)
Δ-Vcross
Scope averaging off
14
140
mV
1,4,9
Avg. Clock Period Accuracy
TPERIOD_AVG
-100
0.0
+2600
ppm
2,10,13
Absolute Period
TPERIOD_ABS
Includes jitter and Spread Spectrum Modulation
9.94906
10.0
10.1011
ns
2,6
Jitter, Cycle to cycle
tjcyc-cyc
16
50
ps
2
Voltage High
VHIGH
660
761
850
1
Voltage Low
VLOW
-150
-7
150
1
Absolute Max Voltage
Vmax
819
1150
1,7,15
Absolute Min Voltage
Vmin
-300
-46
1,8,15
Duty Cycle
tDC
45
49
55
%
2
Slew rate matching
ΔTrf
6
20
%
1,14
Skew, Output to Output
tsk3
Averaging on, VT = 50%
3550ps
2
2 Measured from differential waveform.
8 Defined as the minimum instantaneous voltage including undershoot.
15 At default SMBus amplitude settings.
14 Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on
the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds
the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of
REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.
1 Measured from single-ended waveform.
3 Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic
through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
4 Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
5 Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing
points for this measurement.
6 Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative PPM tolerance, and spread
spectrum modulation.
7 Defined as the maximum instantaneous voltage including overshoot.
9 Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in
VCROSS for any particular system.
10 Refer to Section 4.3.7.1.1 of the PCI Express Base Specification, Revision 3.0 for information regarding PPM considerations.
11 System board compliance measurements must use the test load. REFCLK+ and REFCLK- are to be measured at the load capacitors CL.
Single ended probes must be used for measurements requiring single ended measurements. Either single ended probes with math or
differential probe can be used for differential measurements. Test load CL = 2 pF.
12 T
STABLE is the time the differential clock must maintain a minimum ±150 mV differential voltage after rising/falling edges before it is
allowed to droop back into the VRB ±100 mV differential range.
13 PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100.000000 MHz exactly or
100 Hz. For 300 PPM, then we have an error budget of 100 Hz/PPM * 300 PPM = 30 kHz. The period is to be measured with a frequency
counter with measurement window set to 100 ms or greater. The ±300 PPM applies to systems that do not employ Spread Spectrum
Clocking, or that use common clock source. For systems employing Spread Spectrum Clocking, there is an additional 2,500 PPM nominal
shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2,800 PPM.
Measurement on single ended signal using
absolute value. (Scope averaging off)
mV
Slew rate
Trf
mV
Statistical measurement on single-ended signal
using oscilloscope math function. (Scope
averaging on)


Similar Part No. - 9FGL0651BKILFT

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
9FGL0651CKILF RENESAS-9FGL0651CKILF Datasheet
1Mb / 37P
   3.3V PCIe Gen1–5 Clock Generator Family
December 1, 2022
9FGL0651CKILFT RENESAS-9FGL0651CKILFT Datasheet
1Mb / 37P
   3.3V PCIe Gen1–5 Clock Generator Family
December 1, 2022
More results

Similar Description - 9FGL0651BKILFT

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
9FGL02 IDT-9FGL02_16 Datasheet
370Kb / 19P
   2-output 3.3V PCIe Clock Generator
9FGL04 IDT-9FGL04_16 Datasheet
313Kb / 18P
   4-output 3.3V PCIe Clock Generator
9FGL08 IDT-9FGL08_16 Datasheet
402Kb / 19P
   8-output 3.3V PCIe Clock Generator
logo
Renesas Technology Corp
9FGL02X1 RENESAS-9FGL02X1 Datasheet
1Mb / 37P
   3.3V PCIe Gen1–5 Clock Generator Family
December 1, 2022
logo
Analog Devices
AD9518-3 AD-AD9518-3 Datasheet
1,002Kb / 64P
   6-Output Clock Generator with 6-Output Clock Generator with
REV. B
AD9518-0 AD-AD9518-0 Datasheet
1Mb / 64P
   6-Output Clock Generator
REV. C
logo
Micrel Semiconductor
DSC557-04 MICREL-DSC557-04 Datasheet
641Kb / 7P
   Crystal-less??Three Output PCIe Clock Generator
DSC557-05 MICREL-DSC557-05 Datasheet
660Kb / 7P
   Crystal-less??Four Output PCIe Clock Generator
logo
Pericom Semiconductor C...
PI6CFGL601B PERICOM-PI6CFGL601B Datasheet
1,012Kb / 13P
   6-Output Low Power PCIE Gen 1-2-3 Clock Generator
logo
ON Semiconductor
NB3N51054 ONSEMI-NB3N51054 Datasheet
165Kb / 15P
   LVDS PCIe Clock Generator
May, 2015 ??Rev. 2
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com