Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1352F-133AC Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C1352F-133AC
Description  4-Mbit (256Kx18) Pipelined SRAM with NoBL??Architecture
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1352F-133AC Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C1352F-133AC Datasheet HTML 1Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 2Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 3Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 4Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 5Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 6Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 7Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 8Page - Cypress Semiconductor CY7C1352F-133AC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
CY7C1352F
Document #: 38-05211 Rev. *C
Page 4 of 13
Functional Overview
The CY7C1352F is a synchronous-pipelined Burst SRAM
designed specifically to eliminate wait states during
Write/Read transitions. All synchronous inputs pass through
input registers controlled by the rising edge of the clock. The
clock signal is qualified with the Clock Enable input signal
(CEN). If CEN is HIGH, the clock signal is not recognized and
all internal states are maintained. All synchronous operations
are qualified with CEN. All data outputs pass through output
registers controlled by the rising edge of the clock. Maximum
access delay from the clock rise (tCO) is 2.8 ns (200-MHz
device).
Accesses can be initiated by asserting all three Chip Enables
(CE1, CE2, CE3) active at the rising edge of the clock. If Clock
Enable (CEN) is active LOW and ADV/LD is asserted LOW,
the address presented to the device will be latched. The
access can either be a read or write operation, depending on
the status of the Write Enable (WE). BW[A:B] can be used to
conduct byte write operations.
Write operations are qualified by the Write Enable (WE). All
writes are simplified with on-chip synchronous self-timed write
circuitry.
Three synchronous Chip Enables (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) simplify depth expansion.
All operations (Reads, Writes, and Deselects) are pipelined.
ADV/LD should be driven LOW once the device has been
deselected in order to load a new address for the next
operation.
Single Read Accesses
A read access is initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2,
and CE3 are ALL asserted active, (3) the Write Enable input
signal WE is deasserted HIGH, and (4) ADV/LD is asserted
LOW. The address presented to the address inputs is latched
into the Address Register and presented to the memory core
and control logic. The control logic determines that a read
access is in progress and allows the requested data to
propagate to the input of the output register. At the rising edge
of the next clock the requested data is allowed to propagate
through the output register and onto the data bus, provided OE
is active LOW. After the first clock of the read access the output
buffers are controlled by OE and the internal control logic. OE
must be driven LOW in order for the device to drive out the
requested data. During the second clock, a subsequent
operation (Read/Write/Deselect) can be initiated. Deselecting
the device is also pipelined. Therefore, when the SRAM is
deselected at clock rise by one of the chip enable signals, its
output will three-state following the next clock rise.
Burst Read Accesses
The CY7C1352F has an on-chip burst counter that allows the
user the ability to supply a single address and conduct up to
four Reads without reasserting the address inputs. ADV/LD
must be driven LOW in order to load a new address into the
SRAM, as described in the Single Read Access section above.
The sequence of the burst counter is determined by the MODE
input signal. A LOW input on MODE selects a linear burst
mode, a HIGH selects an interleaved burst sequence. Both
burst counters use A0 and A1 in the burst sequence, and will
wrap-around when incremented sufficiently. A HIGH input on
ADV/LD will increment the internal burst counter regardless of
the state of chip enables inputs or WE. WE is latched at the
beginning of a burst cycle. Therefore, the type of access (Read
or Write) is maintained throughout the burst sequence.
Single Write Accesses
Write accesses are initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2,
and CE3 are ALL asserted active, and (3) the write signal WE
is asserted LOW. The address presented to the address inputs
is loaded into the Address Register. The write signals are
latched into the Control Logic block.
On the subsequent clock rise the data lines are automatically
three-stated regardless of the state of the OE input signal. This
allows the external logic to present the data on DQs and
DQP[A:B]. In addition, the address for the subsequent access
(Read/Write/Deselect) is latched into the Address Register
(provided the appropriate control signals are asserted).
On the next clock rise the data presented to DQs and DQP[A:B]
(or a subset for byte write operations, see Write Cycle
Description table for details) inputs is latched into the device
and the write is complete.
The data written during the Write operation is controlled by
BW[A:B] signals. The CY7C1352F provides byte write
capability that is described in the Write Cycle Description table.
Asserting the Write Enable input (WE) with the selected Byte
Write Select (BW[A:B]) input will selectively write to only the
desired bytes. Bytes not selected during a byte write operation
will remain unaltered. A synchronous self-timed write
VSS
5,10,17,21,26,4
0,55,
60,67,71,
76,90
Ground
Ground for the device.
NC
1,2,3,6,7,
14,16,25,
28,29,30,
38,39,42,
43,51,52,
53,56,57,
66,75,78,
79,83,84,
95,96
No Connects. Not internally connected to the die.
Pin Definitions (continued)
Name
TQFP
I/O
Description


Similar Part No. - CY7C1352F-133AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1352 CYPRESS-CY7C1352 Datasheet
187Kb / 12P
   256K x18 Pipelined SRAM with NoBL Architecture
CY7C1352-100AC CYPRESS-CY7C1352-100AC Datasheet
187Kb / 12P
   256K x18 Pipelined SRAM with NoBL Architecture
CY7C1352-133AC CYPRESS-CY7C1352-133AC Datasheet
187Kb / 12P
   256K x18 Pipelined SRAM with NoBL Architecture
CY7C1352-143AC CYPRESS-CY7C1352-143AC Datasheet
187Kb / 12P
   256K x18 Pipelined SRAM with NoBL Architecture
CY7C1352-80AC CYPRESS-CY7C1352-80AC Datasheet
187Kb / 12P
   256K x18 Pipelined SRAM with NoBL Architecture
More results

Similar Description - CY7C1352F-133AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1352G CYPRESS-CY7C1352G Datasheet
223Kb / 13P
   4-Mbit (256Kx18) Pipelined SRAM with NoBL Architecture
CY7C1353B CYPRESS-CY7C1353B Datasheet
535Kb / 15P
   256Kx18 Flow-Through SRAM with NoBL Architecture
CY7C1350G CYPRESS-CY7C1350G Datasheet
298Kb / 15P
   4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture
CY7C1350G CYPRESS-CY7C1350G_06 Datasheet
362Kb / 15P
   4-Mbit (128K x 36) Pipelined SRAM with NoBL??Architecture
CY7C1352G CYPRESS-CY7C1352G_06 Datasheet
330Kb / 12P
   4-Mbit (256K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1353 CYPRESS-CY7C1353 Datasheet
162Kb / 13P
   256Kx18 Flow-Through SRAM with NoBL Architecture
CY7C1352G CYPRESS-CY7C1352G_13 Datasheet
555Kb / 21P
   4-Mbit (256 K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1350G CYPRESS-CY7C1350G_13 Datasheet
639Kb / 22P
   4-Mbit (128 K x 36) Pipelined SRAM with NoBL??Architecture
CY7C1352G CYPRESS-CY7C1352G_12 Datasheet
538Kb / 20P
   4-Mbit (256 K 횞 18) Pipelined SRAM with NoBL??Architecture
CY7C1350G CYPRESS-CY7C1350G_12 Datasheet
621Kb / 21P
   4-Mbit (128 K 횞 36) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com