Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TMS664414 Datasheet(PDF) 14 Page - Texas Instruments

Part # TMS664414
Description  4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS664414 Datasheet(HTML) 14 Page - Texas Instruments

Back Button TMS664414 Datasheet HTML 10Page - Texas Instruments TMS664414 Datasheet HTML 11Page - Texas Instruments TMS664414 Datasheet HTML 12Page - Texas Instruments TMS664414 Datasheet HTML 13Page - Texas Instruments TMS664414 Datasheet HTML 14Page - Texas Instruments TMS664414 Datasheet HTML 15Page - Texas Instruments TMS664414 Datasheet HTML 16Page - Texas Instruments TMS664414 Datasheet HTML 17Page - Texas Instruments TMS664414 Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 56 page
background image
TMS664414, TMS664814, TMS664164
4 194 304 BY 4-BIT/2 097 152 BY 8-BIT/1 048 576 BY 16-BIT BY 4-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
SMOS695A – APRIL 1998 – REVISED JULY 1998
14
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
auto refresh
Before performing an auto refresh, all banks must be deactivated (placed in precharge). To enter a REFR
command, RAS and CAS must be low and W must be high during the rising edge of CLK (see Table 1). The
refresh address is generated internally such that after 4096 REFR commands, all banks of the ’664xx4 are
refreshed. The external address and bank-select A12 – A13 are ignored. The execution of a REFR command
automatically deactivates all banks upon completion of the internal auto-refresh cycle. This allows consecutive
REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR
commands do not necessarily have to be consecutive, but all 4096 must be completed before tREF expires.
self-refresh mode
To enter self-refresh mode, all banks of the ’664xx4 must be deactivated first and an SLFR command must be
executed (see Table 2). The SLFR command is identical to the REFR command except that CKE is low. For
proper entry of the SLFR command, CKE is brought low for the same rising edge of CLK when RAS and CAS
are low and W is high. CKE must be held low to stay in self-refresh mode. In the self-refresh mode, refreshing
signals are generated internally for all banks with all external signals (except CKE) being ignored. Data can be
retained by the device automatically for an indefinite period when power is maintained (consumption is reduced
to a minimum). To exit self-refresh mode, CKE must be brought high. New commands are issued after tRC has
expired. If CLK is made inactive during self-refresh, it must be returned to an active and stable condition before
CKE is brought high to exit self-refresh mode (see Figure 19).
Prior to entering and upon exiting self-refresh mode, 4096 REFR commands are recommended before
continuing with normal device operations. This ensures that the SDRAM is fully refreshed.
interrupted bursts
A read or write can be interrupted before the burst sequence is complete with no adverse effects to the operation.
This is accomplished by entering certain superseding commands as listed in Table 7 and Table 8, provided that
all timing requirements are met. The interruption of READ-P and WRT-P operations is not supported.
Table 7. Read-Burst Interruption
INTERRUPTING COMMAND
EFFECT OR NOTE ON USE DURING READ BURST
READ, READ-P
Current output cycles continue until the programmed latency from the superseding READ (READ-P)
command is met and new output cycles begin (see Figure 3).
WRT, WRT-P
The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention,
DQMx must be high before the WRT (WRT-P) command to mask output of the read burst on cycles (nCCD–1),
nCCD, and (nCCD+1), assuming there is any output on these cycles (see Figure 4).
DEAC, DCAB
The DQ bus is in the high-impedance state when nHZP cycles are satisfied or upon completion of the read
burst, whichever occurs first (see Figure 5 and Figure 22).


Similar Part No. - TMS664414

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TMS664814DGE-8A TI1-TMS664814DGE-8A Datasheet
905Kb / 56P
[Old version datasheet]   16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
More results

Similar Description - TMS664414

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TMS664814DGE-8A TI1-TMS664814DGE-8A Datasheet
905Kb / 56P
[Old version datasheet]   16-BIT BY 4-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
TMS626812B TI-TMS626812B Datasheet
611Kb / 40P
[Old version datasheet]   1,048,576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES
TMS416400A TI-TMS416400A Datasheet
397Kb / 27P
[Old version datasheet]   4194304 BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
SMJ626162 TI-SMJ626162 Datasheet
629Kb / 42P
[Old version datasheet]   524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TMS626162 TI-TMS626162 Datasheet
659Kb / 44P
[Old version datasheet]   524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TMS626162A TI-TMS626162A Datasheet
707Kb / 44P
[Old version datasheet]   524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TM124GU8A TI1-TM124GU8A Datasheet
91Kb / 9P
[Old version datasheet]   1 048 576-WORD BY 8-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULE
TMS626812 TI-TMS626812 Datasheet
565Kb / 40P
[Old version datasheet]   1048576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
TMS44400_1998 TI1-TMS44400_1998 Datasheet
456Kb / 25P
[Old version datasheet]   1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS44C256 TI-TMS44C256 Datasheet
705Kb / 32P
[Old version datasheet]   262.144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES
JUNE 1986 - REVISED MAY 1988
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com